

*Version :1.2*

# TECHNICAL SPECIFICATION

**MODEL NO : PW062XS3**
☐ Customer's Confirmation

Customer \_\_\_\_\_

By \_\_\_\_\_

☐ PVI's Confirmation

Dep	FAE	Panel Design	Electronic Design	Mechanica Design	Product Verification	Prepared by
SIGN	劉豐發 10/14	王國雄 10/13/05	金聖坤	陳建業 10/15	張瑞龍 10/11/05	黃秀品 10/12/05

---

***TECHNICAL SPECIFICATION******CONTENTS***

<b><i>NO.</i></b>	<b><i>ITEM</i></b>	<b><i>PAGE</i></b>
-	Cover	1
-	Contents	2
1	Application	3
2	Features	3
3	Mechanical Specifications	3
4	Mechanical Drawing of TFT-LCD module	4
5	Input / Output Terminals	5
6	Pixel Arrangement	6
7	Absolute Maximum Ratings	7
8	Electrical Characteristics	7
9	Power Sequence	17
10	Optical Characteristics	17
11	Handling Cautions	21
12	Reliability Test	22
13	Block Diagram	23
14	Packing	24

**1. Application**

This technical specification applies to 6.2" color TFT-LCD module, PW062XS3

The applications of the panel are car TV, portable DVD, GPS, multimedia applications and others AV system.


**2. Features**

- . Amorphous silicon TFT-LCD panel with Back-Light unit.
- . Pixel in stripe configuration
- . Compatible with NTSC and PAL system
- . Slim and compact
- . Up / Down and Left / Right Image Reversion
- . Support multi display mode  
(If you use this mode, you must use PVI-1004D's timing controller (made by PVI))

**3. Mechanical Specifications**

Parameter	Specifications	Unit
Screen Size	6.2 (diagonal)	Inch
Display Format	480X(R,G,B) X 234	Dot
Active Area	137.52 (H) $\times$ 77.22 (V)	mm
Pixel Pitch	0.342(H) $\times$ 0.33 (V)	mm
Pixel Configuration	Stripe	
Outline Dimension	154.4 (W) $\times$ 92.6 (H) $\times$ 5.90 (D)	mm
Weight	136 $\pm$ 10	g
Back-light	CCFL, 1 tube	
Surface Treatment	Anti-Glare	
Display mode	Normally white	

#### 4. Mechanical Drawing of TFT-LCD Module



## 5. Input / Output Terminals

LCD Module Connector

FPC Down Connect , 26 Pins , Pitch : 0.5 mm

Pin No	Symbol	I/O	Description	Remark
1	GND	-	Ground for logic circuit	
2	V <sub>CC</sub>	I	Supply voltage of logic control circuit for scan driver	
3	V <sub>GL</sub>		Negative power for scan driver	
4	V <sub>GH</sub>	I	Positive power for scan driver	
5	STVD	I/O	Vertical start pulse	Note 5-1
6	STVU	I/O	Vertical start pulse	Note 5-1
7	CKV	I	Shift clock for scan driver	
8	U/D	I	Up / Down scan control input	Note 5-1
9	OEV	I	Output enable control for scan driver	
10	V <sub>COM</sub>	I	Common electrode driving signal	Note 5-8
11	V <sub>COM</sub>	I	Common electrode driving signal	
12	L/R	I	Left / Right control	Note 5-2
13	MOD	I	Sequential sampling and simultaneous sampling setting	
14	OEH	I	Output enable control for data driver	
15	STHL	I/O	Start pulse for horizontal scan line	Note 5-2
16	STHR	I/O	Start pulse for horizontal scan line	Note 5-2
17	CPH3	I	Sampling and shifting clock for data driver	
18	CPH2	I	Sampling and shifting clock for data driver	
19	CPH1	I	Sampling and shifting clock for data driver	
20	V <sub>DD1</sub>	I	Supply voltage of logic control circuit for data driver	
21	GND	-	Ground for logic circuit	
22	VR	I	Alternated video signal (Red)	
23	VG	I	Alternated video signal (Green)	
24	VB	I	Alternated video signal (Blue)	
25	V <sub>DD2</sub>	I	Supply voltage for analog circuit	
26	AV <sub>SS</sub>	I	Ground for analog circuit	

### Note 5-1


U/D	STVD	STVU	scanning direction
V <sub>CC</sub>	Input	output	down to up
GND	Output	input	up to down

### Note 5-2


R/L	STHL	STHR	scanning direction
V <sub>DD1</sub>	Input	output	left to right
GND	Output	input	right to left

The definitions of Note 5-1,5-2

U/D(PIN 8)=Low R/L(PIN 12)=High



U/D(PIN 8)=High R/L(PIN 12)=Low



Note 5-3 :  $V_{CC}$  TYP.=+3.3V

Note 5-4 :  $V_{GL}$  TYP.= -12V


Note 5-5 :  $V_{GH}$  TYP.=+17V

Note 5-6 :  $V_{DD2}$  TYP.=+5V

Note 5-7 :  $V_{DD1}$  TYP.=+3.3V

Note 5-8:  $V_{COM}$  TYP.=6  $V_{P-P}$

## 6. Pixel Arrangement



## 7. Absolute Maximum Ratings

The followings are maximum values , which if exceeded, may cause faulty operation or damage to the unit.

Parameter		Symbol	MIN.	MAX.	Unit	Remark
Supply Voltage For Source Driver		$V_{DD1}$	-0.3	+5.8	V	
		$V_{DD2}$	-0.3	+7.0	V	
Supply Voltage For Gate Driver		$V_{CC}$	-0.3	+6.0	V	
		$V_{GH}-V_{GL}$	-0.3	+40.0	V	
	H Level	$V_{GH}$	-0.3	+25.0	V	
	L Level	$V_{GL}$	-16	+0.3	V	

## 8. Electrical Characteristics

### 8-1) Recommended Driving condition for TFT-LCD panel

Parameter		Symbol	MIN.	Typ.	MAX.	Unit	Remark
Supply Voltage For Source Driver	Analog	V <sub>DD2</sub>	+4.5	+5.0	+5.5	V	
	Logic	V <sub>DD1</sub>	+3.0	+3.3	+3.6	V	Depend on T/C signal voltage
			+4.5	+5.0	+5.5	V	
Supply Voltage For Gate Driver	V <sub>GH</sub>		+15	+17	+19	V	
	V <sub>GL DC</sub>		-13.0	-12	-11	V	DC Component of V <sub>GL</sub>
	V <sub>GL AC</sub>			+6.0		V <sub>P-P</sub>	AC Component of V <sub>GL</sub>
	Logic	V <sub>CC</sub>	+3.0	+3.3	+3.6	V	Depend on T/C signal voltage
			+4.5	+5.0	+5.5	V	
Analog Signal input Level (V <sub>R</sub> , V <sub>G</sub> , V <sub>B</sub> )	V <sub>iAC</sub>		---	+3.6	+4.0	V	
	V <sub>iDC</sub>		---	2.5	-	V	
Digital input voltage	H level	V <sub>IH</sub>	0.7 V <sub>DD1</sub>	---	V <sub>DD1</sub>	V	
	L level	V <sub>IL</sub>	-0.3	---	0.3 V <sub>DD1</sub>	V	
Digital output voltage	H level	V <sub>OH</sub>	0.7 V <sub>DD1</sub>	---	V <sub>DD1</sub>	V	
	L level	V <sub>OL</sub>	-0.3	---	0.3 V <sub>DD1</sub>	V	
V <sub>COM</sub> Voltage		V <sub>COM AC</sub>	---	+6.0	---	V <sub>P-P</sub>	AC Component of V <sub>COM</sub>
		V <sub>COM DC</sub>	---	1.5	---	V	DC Component of V <sub>COM</sub> Note 8-1

Note 8-1 : PVI strongly suggests that the  $V_{COM\ DC}$  level shall be adjustable , and the adjustable level range is  $1.5V \pm V$  , every module's  $V_{COM\ DC}$  level shall be carefully adjusted to show a best image performance.

## 8-2) Recommended driving condition for back light

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
Lamp voltage	$V_L$	500	550	600	V <sub>rms</sub>	$I_L=6mA$
Lamp current	$I_L$	3	6	8	MA	Note 8-2
Lamp frequency	$P_L$	30	43	80	KHz	Note 8-3
Starting voltage (25°C) (Reference Voltage)	$V_s$	-	720	830	V <sub>rms</sub>	Note 8-4

Note 8-2 : In order to satisfy the quality of B/L , no matter use what kind of inverter , the output lamp current must between Min. and Max. to avoid the abnormal display image caused by B/L.

Note 8-3 : The waveform of lamp driving voltage should be as closed to a perfect sine wave as possible.

Note 8-4 : The "Max of kick off voltage" means the minimum voltage of inverter to turn on the CCFL. and it should be applied to the lamp for more than 1 second to start up. Otherwise the lamp may not be turned on.

## 8-3)Back Light driving

Back Light Connector : JST BHSR-02VS-1, Pin No. : 2 , Pitch : 3.5 mm

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	
2	VL2	Input terminal (Low voltage side)	Note 8-5

Note 8-5 : Low voltage side of back light inverter connects with Ground of inverter circuits.

## 8-4) Power Consumption

$T_a = 25\text{ }^{\circ}\text{C}$

Parameter	Symbol	Conditions	TYP.	MAX	Unit	Remark
Supply current for Gate Driver (Hi level)	$I_{GH}$	$V_{GH} = +17V$	0.09	0.11	mA	
Supply current for Gate Driver (Low level)	$I_{GL}$	$V_{GL} = -12V$	1.11	1.13	mA	$V_{EE}$ center voltage
Supply current for Source Driver(Digital)	$I_{DD1}$	$V_{DD1} = +3.3V$	5.0	8.0	mA	
Supply current for Source Driver(Analog)	$I_{DD2}$	$V_{DD2} = +5.0V$	5.0	8.0	mA	
Supply current for Gate Driver (Digital)	$I_{CC}$	$V_{CC} = +3.3V$	0.02	0.026	mA	
LCD Panel Power Consumption		-	65	99	mW	Note 8-6
Back Light Lamp Power Consumption		-	3.30	-	W	Note 8-7

Note 8-6 : The power consumption for back light is not included

Note 8-7 : Back light lamp power consumption is calculated by  $I_L \times V_L$ .



**8-5) Timing Characteristics Of Input Signals**

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Remark
Rising time	$t_r$	-	-	10	ns	
Falling time	$t_f$	-	-	10	ns	
High and low level pulse width	$t_{CPH}$	9.2	9.6	10.0	M <sub>HZ</sub>	CPH1~CPH3
CPH pulse duty	$t_{CWH}$	30	50	70	%	CPH1~CPH3
STH setup time	$t_{SUH}$	20	-	-	ns	STHR,STHL
STH hold time	$t_{HDH}$	20	-	-	ns	STHR,STHL
STH pulse width	$t_{STH}$	-	1	-	$t_{CPH}$	STHR,STHL
STH period	$t_H$	61.5	63.5	65.5	$\mu s$	STHR,STHL
OEH pulse width	$t_{OEH}$	-	1.40	-	$\mu s$	OEH
Sample and hold disable time	$t_{DIS1}$	-	7.43	-	$\mu s$	
OEV pulse width	$t_{OEV}$	-	18	-	$\mu s$	OEV
CKV pulse width	$t_{CKV}$	-	31.75	-	$\mu s$	CKV
Clean enable time	$t_{DIS2}$	-	9.0	-	$\mu s$	
Horizontal display start	$t_{SH}$	-	0	-	$t_{CPH}/3$	
Horizontal display timing range	$t_{DH}$	-	480	-	$t_{CPH}/3$	
STV setup time	$t_{SUV}$	400	-	-	ns	STVU,STVD
STV hold time	$t_{HDV}$	400	-	-	ns	STVU,STVD
STV pulse width	$t_{STV}$	-	-	1	$t_H$	STVU,STVD
Horizontal lines per field	$t_V$	256	262	268	$t_H$	
Vertical display start	$t_{SV}$	-	3	-	$t_H$	
Vertical display timing range	$t_{DV}$	-	234	-	$t_H$	
VCOM rising time	$t_{rCOM}$	-	-	5	$\mu s$	
VCOM falling time	$t_{fCOM}$	-	-	5	$\mu s$	
VCOM delay time	$t_{DCOM}$	-	-	3	$\mu s$	
RGB delay time	$t_{DRGB}$	-	-	1	$\mu s$	

8-6) Signal Timing Waveforms




Fig. 8-1 Sampling clock timing






Fig. 8-2 Horizontal display timing range





Note : The falling edge of OEV should be synchronized with the falling edge of OEH

Fig. 8-3 (b) Detail horizontal timing




Fig. 8-4 Vertical shift clock timing

Vertical timing (From up to down)




Fig. 8-5 (a) Vertical timing (From Up to Down)

Vertical timing (From down to up)





Fig. 8-5(b) Vertical timing (From Down to Up)



## 9. Power on Sequence

The Power on Sequence only effect by  $V_{CC}$ ,  $V_{SS}$ ,  $V_{DD}$ ,  $V_{GL}$  and  $V_{GH}$ , the others do not care.



- 1)  $10\text{ms} \leq T1 < T2$
- 2)  $0\text{ms} < T3 \leq T4 \leq 10\text{ms}$


## 10. Optical Characteristics

### 10-1) Specification

$T_a = 25^\circ\text{C}$

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
Viewing Angle	Horizontal	$\theta_{21}, \theta_{22}$	$CR \geq 10$	45	50	-	deg	Note 10-1
	Vertical	$\theta_{12}$		10	15	-	deg	
		$\theta_{11}$		30	35	-	deg	
Contrast Ratio		CR	At optimized Viewing angle	200	350	-		Note 10-2
Response time	Rise	Tr	$\theta = 0^\circ$	-	15	30	ms	Note 10-4
	Fall	Tf		-	25	50	ms	
Brightness		L	$\theta = 0^\circ$	300	350	-	$\text{cd/m}^2$	Note 10-3
White Chromaticity		x	$\theta = 0^\circ$	0.28	0.31	0.34		
		y		0.30	0.33	0.36		
Uniformity		U		60	75	-	%	Note 10-5
Lamp Life Time			+25°C	-	30000	-	hr	

Note 10-1 : The definitions of viewing angles



Note 10-2 :  $CR = \frac{\text{Luminance when Testing point is White}}{\text{Luminance when Testing point is Black}}$

(Testing configuration see 8-2 )


Contrast Ratio is measured in optimum common electrode voltage.

Note 10-3 : 1.Topcon BM-7(fast) luminance meter 1° field of view is used in the testing (after 20~30 minutes operation).

2.Lamp current : 6 mA

3.Inverter model : TDK-347.

Note 10-4 : The definition of response time:



Note 10-5 : The uniformity of LCD is defined as

$$U = \frac{\text{The Minimum Brightness of the 9 testing Points}}{\text{The Maximum Brightness of the 9 testing Points}}$$


Luminance meter : BM-5A or BM-7 fast (TOPCON)

Measurement distance : 500 mm +/- 50 mm



Ambient illumination : < 1 Lux

Measuring direction : Perpendicular to the surface of module


The test pattern is white (Gray Level 63).



## 10-2) Testing configuration




Pattern A




Pattern B

- R, G, B Waveform of Pattern A at Testing Point



- R, G, B Waveform of Pattern B at Testing Point



## 11. Handling Cautions

### 11-1) Mounting of module

- a) Please power off the module when you connect the input/output connector.
- b) Please connect the ground pattern of the inverter circuit surely. If the connection is not perfect, some following problems may happen possibly.
  - 1.The noise from the backlight unit will increase.
  - 2.The output from inverter circuit will be unstable.
  - 3.In some cases a part of module will heat.
- c) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
- d) Protective film (Laminator) is applied on surface to protect it against scratches and dirt. It is recommended to peel off the laminator before use and taking care of static electricity.

### 11-2) Precautions in mounting

- a) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
- b) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
- c) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.

### 11-3) Others

- a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours.
- b) Store the module at a room temperature place.
- c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
- d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel.  
Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet.  
Wash it out immediately with soap.
- e) Observe all other precautionary requirements in handling general electronic components.

**12. Reliability Test**

No.	Test Item	Test Condition
1	High Temperature Storage Test	Ta = +80°C, 240 hrs
2	Low Temperature Storage Test	Ta = -30°C, 240 hrs
3	High Temperature Operation Test	Ta = -80°C, 240 hrs
4	Low Temperature Operation Test	Ta = -20°C, 240 hrs
5	High Temperature & High Humidity Operation Test	Ta = +60°C, 90%RH, 240 hrs
6	Thermal Cycling Test (non-operating)	-20°C ↔ +70°C, 200 Cycles 30 min 30 min
7	Vibration Test (non-operating)	Frequency : 10 ~ 55 Hz Amplitude : 1 mm Sweep time : 11 mins Test Period : 6 Cycles for each direction of X, Y, Z
8	Shock Test (non-operating)	100G, 6ms Direction : $\pm X$ , $\pm Y$ , $\pm Z$ Cycle : 3 times
9	Electrostatic Discharge Test (non-operating)	200pF, 0Ω $\pm 200V$ 1 time / each terminal


Ta: ambient temperature

Note : The protective film must be removed before temperature test.

**[Criteria]**

Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.

### 13. Block Diagram



14. Packing

ZONE	REV.	DOCUMENT NO.	DESCRIPTION	DATE	REV.BY
------	------	--------------	-------------	------	--------

50-0300791

①

②

③

④

Tape

**NOTE:**  
1.Q'TY: 40 pcs panel/carton.  
2.Dimension: 530\*295\*230mm  
3.Weight: 10 Kg

ITEM	PART NO.	DESCRIPTION	QTY	REMARK
4	50-0100111	CARTON	1	
3	50-0500091	PINK Bag 190*105mm	40	抗靜電
2		6.2" Panel	40	
1	50-0300791	瓦楞隔板緩衝材	1	上蓋+底座

MTL.SPEC.		UNSPECIFIED TOL'S		REMARK	
		ANGLE			
		ROUGHNESS			
APPROVE	Franks	'05.03.14	SCALE	UNIT	SHEET
CHECK	Franks	'05.03.14			1 of 1
DRAWN	Jimmyc	'05.03.14	MTL.NO.		DWG.TITLE
			DWG FILE:		REV. 01
					A4 SIZE

元太科技工業股份有限公司  
Prime View International Co., Ltd.

DWG.TITLE  
6.2" Model Packing Draw



---

## Revision History

Rev.	Issued Date	Revised Contents
0.1	Aug 22, 2005	Preliminary
1.0	Sep 22, 2005	Release version
1.1	Oct 06, 2005	Modify Page4 : 4.Mechanical Drawing of TFT-LCD Module
1.2	Oct 07, 2005	Modify Page22 : 12.Reliability Test HTST : +70°C LTST : -20°C LTOT : 0°C Change HTST : +80°C LTST : -30°C HTOT : -80°C LTOT : -20°C Add Page4 : 4.Mechanical Drawing of TFT-LCD Module a.Ground line length b.Screw size M2*2.0mm