INTEGRATED CIRCUITS

DATA SHEET

PR3170032-bit RISC microprocessor

Preliminary specification Supersedes data of 1997 Dec 15





32-bit RISC microprocessor

PR31700

GENERAL DESCRIPTION

The PR31700 is a single-chip digital ASSP (Application Specific Stand Product) used in HPCs (Handheld Personal Computers), Palm-size PCs, Screenphones, Smartphones, and other vertical market applications in the mobile computing and communication markets. The PR31700 consists of system support logic, integrated with the PR3901 Processor Core designed by Philips Semiconductors.

FEATURES

- R3000A-based PR3901 Processor Core
 - RISC architecture developed by MIPS Technologies, Inc.
 - Philips has added its own multiply-add and branch-likely instructions.
 - A single-cycle multiply/accumulate module to allow integrated DSP functions, such as a software modem for high-performance standard data and fax protocols
 - Instruction cache: 4K bytes; data cache: 1K bytes
 - On-chip Translation Lookaside Buffer (TLB) with 3264-bit wide entries, each of which maps 4KByte page Max 75MHz operation

- Built-in peripheral circuit
 - Clock generator with built-in eightfold-frequency phase-locked loop (PLL)
 - Four-stage write buffer
 - A high performance and flexible Bus Interface Unit
 - Multiple DMA channels
 - Memory controller for DRAM, HDRAM, SDRAM, SRAM, ROM, Flash Memory and PCMCIA
 - Power management unit
 - Big / Little endian
- Low power dissipation
 - 3.3V operation
 - Standby Current 10A(typ)
 - CPU clock stop mode
 - Power down modes for individual internal peripheral modules
- Plastic LQFP 208-pin package

The information contained herein is subject to change without notice.

Philips is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing Philips products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a Philips product could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that Philips products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the Philips Semiconductor Reliability Handbook

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by Philips for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Philips or others.

R3000A is a trademark of MIPS Technologies, Inc.

PR31700

SYSTEM CONFIGURATION




Figure 1. System Block Diagram

32-bit RISC microprocessor

PR31700




Figure 2. PR31700 Block Diagram

32-bit RISC microprocessor

PR31700

MEMORY CONNECTIONS




Figure 3. Memory Connections

PR31700

PIN ASSIGNMENTS

NO.	I/O	SIGNAL NAME	NO.	I/O	SIGNAL NAME	NO.	I/O	SIGNAL NAME
1		VDD	41	Ι	SIBDIN	81		VSS
2	I/O	D[0]	42	0	SIBDOUT	82	0	PWRCS
3	1	VSS	43		VDD	83	ı	PWRINT
4	I/O	D[1]	44	ı	SIBIRQ	84	ı	PWROK
5	I/O	D[2]	45	I/O	MIOX[0]	85		NC
6	1	VDD	46	I/O	IO[6]	86	Ι	ONBUTN
7	I/O	D[3]	47	I/O	IO[5]	87	1	PON ¹
8		VSS	48		VSS	88	ı	CPURES*
9	I/O	D[4]	49	I/O	CHICLK	89		VDD
10		VDD	50	I/O	CHIFS	90	0	DISPON
11	I/O	D[5]	51	ı	CHIDIN	91	0	FRAME
12	I/O	D[6]	52	0	CHIDOUT	92		VSS
13		VSS	53		VDD	93	0	DF
14	I/O	D[7]	54	ı	RXD	94	0	LOAD
15		VSS	55	0	TXD	95	0	СР
16	I/O	D[8]	56	I/O	IO[4]	96		VSS
17		VDD	57		NC	97		VDD
18	I/O	D[9]	58	ı	IRIN	98	0	VDAT[0]
19	I/O	D[10]	59	0	IROUT	99	0	VDAT[1]
20		VSS	60		VSS	100	0	VDAT[2]
21	I/O	D[11]	61		VDD	101	0	VDAT[3]
22		VDD	62	Ι	CARDET	102		VSS
23	I/O	D[12]	63	0	RXPWR	103	I/O	IO[1]
24	I/O	D[13]	64	I/O	IO[3]	104		VDD
25		VSS	65	I/O	IO[2]	105	Ι	CARD2WAIT ⁸
26	I/O	D[14]	66		VSS	106	0	CARD2CSH*
27	I/O	D[15]	67	0	SPICLK	107	0	CARD2CSL*
28		VDD	68	Ι	SPIIN	108	I/O	IO[0]
29	ı	ENDIAN	69	0	SPIOUT	109		VSS (PLL)
30	I/O	MIOX[1]	70		VDD	110	0	CARDIORD*
31	1	RSRV1	71	Ι	TESTCPU	111	0	CARDIOWR*
32	I/O	NC	72	Ι	TESTIN	112	0	CARDREG*
33		VSS	73	0	VIDDONE	113	ı	CARD1WAIT*
34	I/O	NC	74	ı	TESTAIU	114		VDD (PLL)
35		VDD	75	Ī	VSS	115	0	CARDDIR*
36		VDD	76	ı	VCC3	116		VDD
37	0	SIBMCLK	77	0	BC32K	117	0	CARD1CSL*
38		VSS	78		VDD	118	0	CARD1CSH*
39	0	SIBSCLK	79	ı	C32KIN	119		VSS
40	0	SIBSYNC	80	0	C32KOUT	120	0	MCS3 ¹

32-bit RISC microprocessor

PR31700

PIN ASSIGNMENTS (Continued)

NO.	I/O	SIGNAL NAME	NO.	I/O	SIGNAL NAME	NO.	I/O	SIGNAL NAME
121	0	MCS2 ²	161	-	NC	201	-	VDD
122	0	MCS1 ²	162	0	CS0*	202	0	DCKE
123	0	MCS0 ²	163	0	RD*	203	- 1	VSS
124	0	CS3 ²	164	-	VSS	204		DCLKIN
125	0	CS2 ²	165	-	VDD	205	0	DCLKOUT
126	0	CS1 ²	166	0	DGRNT*	206	- 1	VDD
127	-	VDD	167	Ι	DREQ*	207	0	DQMH
128	I	SYSCLKIN	168	0	ALE	208	0	DQML
129	0	SYSCLKOUT	169	0	WE*			
130	-	VSS	170	-	VDD			
131	-	VSS	171	I/O	A[12]			
132	- 1	VDD	172	I/O	A[11]			
133	I/O	D[31]	173	-	VSS			
134	I/O	D[30]	174	I/O	A[10]			
135	-	VSS	175	I/O	A[9]			
136	I/O	D[29]	176	-	VDD			
137	-	VDD	177	I/O	A[8]			
138	I/O	D[28]	178	I/O	A[7]			
139	I/O	D[27]	179	-	VSS			
140	-	VSS	180	I/O	A[6]			
141	I/O	D[26]	181	I/O	A[5]			
142	-	VSS	182	-	VDD			
143	I/O	D[25]	183	I/O	A[4]			
144	-	VDD	184	-	VSS			
145	I/O	D[24]	185	I/O	A[3]			
146	I/O	D[23]	186	I/O	A[2]			
147	-	VDD	187	-	VDD			
148	I/O	D[22]	188	I/O	A[1]			
149	-	VSS	189	I/O	A[0]			
150	I/O	D[21]	190	-	VSS			
151	-	VDD	191	-	VSS			
152	I/O	D[20]	192	0	DCS0*			
153	I/O	D[19]	193	0	RAS1 ⁸			
154	-	VSS	194	0	RAS0*			
155	I/O	D[18]	195	0	CAS3* (CAS0*)			
156	-	VDD	196	-	VDD			
157	I/O	D[17]	197	0	CAS2* (CAS1*)			
158	-	VSS	198	0	CAS1* (CAS28)			
159	I/O	D[16]	199	0	CAS0 ⁸ (CAS3 [*])			
160	-	VDD	200	-	VSS			

PR31700

PIN FUNCTIONS

NAME	I/O	FUNCTIONS
Memory Pins		
D(31:0)	I/O	These pins are the data bus for the system. 8-bit SDRAMs should be connected to bits 7:0 and 16-bit SDRAMs and DRAMs should be connected to bits 15:0. All other 16-bit ports should be connected to bits 31:16. Of course, 32-bit ports should be connected to bits 31:0. These pins are normally outputs and only become inputs during reads, thus no resistors are required since the bus will only float for a short period of time during bus turn-around.
A(12:0)	0	These pins are the address bus for the system. The address lines are multiplexed and can be connected directly to SDRAM and DRAM devices. To generate the full 26-bit address for static devices, an external latch must be used to latch the signals using the ALE signal. For static devices, address bits 25:13 are provided by the external latch and address bits 12:0 (directly connected from PR31700's address bus) are held afterward by PR31700 processor for the remainder of the address bus cycle.
ALE	0	This pin is used as the address latch enable to latch A(12:0) using an external latch, for generating the upper address bits 25:13.
RD [*]	0	This pin is used as the read signal for static devices. This signal is asserted for reads from /MCS3*-0*, /CS3*-0*, /CARD2CS* and /CARD1CS* for memory and attribute space, and for reads from PR31700 processor accesses if SHOWPOSEIDON is enabled (for debugging purposes).
WE*	0	This pin is used as the write signal for the system. This signal is asserted for writes to /MCS3*-0*, /CARD2CS* and /CARD1CS* for memory and attribute space, and for writes to DRAM and SDRAM.
CAS0* (/WE0)*	0	This pin is used as the CAS signal for SDRAMs, the CAS signal for D(7:0) for DRAMs, and the write enable signal for D(7:0) for static devices.
CAS* (/WE1)*	0	This pin is used as the CAS signal for D(15:8) for DRAMs and the write enable signal for D(15:8) for static devices.
CAS2* (/WE2)*	0	This pin is used as the CAS signal for D(23:16) for DRAMs and the write enable signal for D(23:16) for static devices.
CAS3* (/WE3)*	0	This pin is used as the CAS signal for D(31:24) for DRAMs and the write enable signal for D(31:24) for static devices.
RAS0*	0	This pin is used as the RAS signal for SDRAMs and the RAS signal for Bank0 DRAMs.
RAS1* (/DCS1)*	0	This pin is used as the chip select signal for Bank1 SDRAMs and the RAS signal for Bank1 DRAMs.
DCS0*	0	This pin is used as the chip select signal for Bank0 SDRAMs.
DCKE	0	This pin is used as the clock enable for SDRAMs.
DCLKIN	I	This pin must be tied externally to the DCLKOUT signal and is used to match skew for the data input when reading from SDRAM and DRAM devices.
DCLKOUT	0	This pin is the (nominal) 73.728 MHz clock for the SDRAMs.
DQMH	0	This pin is the upper data mask for a 16-bit SDRAM configuration.
DQML	0	This pin is the lower data mask for a 16-bit SDRAM or 8-bit SDRAM configuration.
CS3-0*	0	These pins are the Chip Select 3 through 0 signals. They can be configured to support either 32-bit or 16-bit ports.
MCS3-0*	0	These pins are the Memory Card Chip Select 3 through 0 signals. They only support 16-bit ports.
CARD2CSH*,L*	0	These pins are the Chip Select signals for PCMCIA card slot 2.
/CARD1CSH*,L*	0	These pins are the Chip Select signals for PCMCIA card slot 1.
CARDREG*	0	This pin is the /REG* signal for the PCMCIA cards.
CARDIORD*	0	This pin is the /IORD* signal for the PCMCIA IO cards.
CARDIOWR*	0	This pin is the /IOWR* signal for the PCMCIA IO cards.
CARDDIR*	0	This pin is used to provide the direction control for bi-directional data buffers used for the PCMCIA slot(s). This signal will assert whenever /CARD2CSH* or /CARD2CSL* or /CARD1CSH* or /CARD1CSL* is asserted and a read transaction is taking place.
CARD2WAIT*	ı	This pin is the card wait signal from PCMCIA card slot 2.
CARD1WAIT*		This pin is the card wait signal from PCMCIA card slot 1.

^{*}Active-low signal

PR31700

NAME	I/O	FUNCTIONS				
Bus Arbitration Pi	Bus Arbitration Pins					
DREQ*	I	This pin is used to request external arbitration. If the TESTSIU signal is high and the TESTSIU function has been enabled, then once /DGRNT* is asserted, external logic can initiate reads or writes to PR31700 processor registers by driving the appropriate input signals. If the TESTSIU signal is low or the TESTSIU function has not been enabled, then PR31700 memory transactions are halted and certain memory signals will be tri-stated when /DGRNT* is asserted in order to allow an external master to access memory.				
DGRNT*	0	This pin is asserted in response to /DREQ* to inform the external test logic or bus master that it can now begin to drive signals.				

^{*}Active-low signal

NAME	I/O	FUNCTIONS
Clock Pins		
SYSCLKIN	I	This pin should be connected along with SYSCLKOUT to an external crystal which is the main PR31700 clock source.
SYSCLKOUT	0	This pin should be connected along with SYSCLKIN to an external crystal which is the main PR31700 clock source.
C32KIN	I	This pin along with C32KOUT should be connected to a 32.768 KHz crystal.
C32KOUT	0	This pin along with C32KIN should be connected to a 32.768 KHz crystal.
BC32K	0	This pin is a buffered output of the 32.768 KHz clock.

NAME	I/O	FUNCTIONS
CHI Pins		
CHIFS	I/O	This pin is the CHI frame synchronization signal. This pin is available for use in one of two modes. As an output, this pin allows PR31700 to be the master CHI sync source. As an input, this pin allows an external peripheral to be the master CHI sync source and the PR31700 CHI module will slave to this external sync.
CHICLK	I/O	This pin is the CHI clock signal. This pin is available for use in one of two modes. As an output, this pin allows PR31700 to be the master CHI clock source. As an input, this pin allows an external peripheral to be the master CHI clock source and the PR31700 CHI module will slave to this external clock.
CHIDOUT	0	This pin is the CHI serial data output signal.
CHIDIN	I	This pin is the CHI serial data input signal.

NAME	I/O	FUNCTIONS
IO Pins		
IO(6:0)	I/O	These pins are general purpose input/output ports. Each port can be independently programmed as an input or output port. Each port can generate a separate positive and negative edge interrupt. Each port can also be independently programmed to use a 16 to 24 msec debouncer.
MIO(1:0)	I/O	These pins are multi-function input/output ports. Each port can be independently programmed as an input or output port, or can be programmed for multi-function use to support test signals (for debugging purposes only). Each port can generate a separate positive and negative edge interrupt. Note that 30 other multi-function pins are available for usage as multi-function input/output ports. These pins are named after their respective standard/normal function and are not listed here.

NAME	I/O	FUNCTIONS
Reset Pins		
/CPURES*	I	This pin is used to reset the CPU core. This pin should be connected to a switch for initiating a reset in the event that a software problem might hang the CPU core. The pin should also be pulled up to VSTANDBY* through an external pull-up resistor.
/PON*	I	This pin serves as the Power On Reset signal for PR31700. This signal must remain low when VSTANDBY is asserted until VSTANDBY† is stable. Once VSTANDBY is asserted, this signal should never go low unless all power is lost in the system.

[†]VSTANDBY—This signal provides power for the PR31700 and other components in the system that must never lose power. This signal should always be asserted if there is eithr a good Main Backup Battery, or if a Battery Charger is plugged in.

PR31700

NAME	I/O	FUNCTIONS
Power Supply P	Pins	
ONBUTN	I	This pin is used as the On Button for the system. Asserting this signal will cause PWRCS to set to indicate to the System Power Supply to turn power on to the system. PWRCS will not assert if the PWROK signal is low.
PWRCS	0	This pin is used as the chip select for the System Power Supply. When the system is off, the assertion of this signal will cause the System Power Supply to turn VCCDRAM†† and VCC3 on to power up the system. The Power Supply will latch SPI commands on the falling edge of PWRCS.
PWROK	I	This pin provides a status from the System Power Supply that there is a good source of power in the system. This signal typically will be asserted if there is a Battery Charger supplying current or if the Main Battery is good and the Battery Door is closed. If PWROK is low when the system is powered off, PWRCS will not assert as a result of the user pressing the ONBUTN or an interrupt attempting to wake up the system. If the device is on when the PWROK signal goes low, the software will immediately shut down the system since power is about to be lost. When PWROK goes low, there must be ample warning so that the software can shut down the system before power is actually lost.
PWRINT	I	This pin is used by the System Power Supply to alert the software that some status has changed in the System Power Supply and the software should read the status from the System Power Supply to find out what has changed. These will be low priority events, unlike the PWROK status, which is a high priority emergency case.
VCC3	I	This pin provides the status of the power supply for the ROM, UCB1200, system buffers, and other transient components in the system. This signal will be asserted by the System Power Supply when PWRCS is asserted, and will always be turned off when the system is powered down.

 $\dagger\dagger$ V_{CC}DRAM: This signal provides power for the DRAM and/or SDRAM. The supply must be off when VSTANDBY is first asserted, andremain off until the system is powered up by the assertion of PWRCS. When the software subsequently powers down the system it may choose to keep this supply on to preserve the contents of memory.

NAME	I/O	FUNCTIONS
SIB Pins		
SIBDIN	I	This pin contains the input data shifted from UCB1200 and/or external codec device.
SIBDOUT	0	This pin contains the output data shifted to UCB1200 and/or external codec device.
SIBSCLK	0	This pin is the serial clock sent to UCB1200 and/or external codec device. The programmable SIBSCLK rate is derived by dividing down from SIBMCLK.
SIBSYNC	0	This pin is the frame synchronization signal sent to UCB1200 and/or external codec device. This frame sync is asserted for one clock cycle immediately before each frame starts and all devices connected to the SIB monitor SIBSYNC to determine when they should transmit or receive data.
SIBIRQ	I	This pin is a general purpose input port used for the SIB interrupt source from UCB1200. This interrupt source can be configured to generate an interrupt on either a positive and/or negative edge.
SIBMCLK	I/O	This pin is the master clock source for the SIB logic. This pin is available for use in one of two modes. First, SIBMCLK can be configured as a high-rate output master clock source required by certain external codec devices. In this mode all SIB clocks are synchronously slaved to the main PR31700 system clock CLK2X. Conversely, SIBMCLK can be configured as an input slave clock source. In this mode, all SIB clocks are derived from an external SIBMCLK oscillator source, which is asynchronous with respect to CLK2X. Also, for this mode, SIBMCLK can still be optionally used as a high-rate master clock source required by certain external codec devices.

NAME	I/O	FUNCTIONS
SPI Pins		
SPICLK	0	This pin is used to clock data in and out of the SPI slave device.
SPIOUT	0	This pin contains the data that is shifted into the SPI slave device.
SPIIN	ı	This pin contains the data that is shifted out of the SPI slave device.

NAME	I/O	FUNCTIONS
UART and IR Pins		
TXD	0	This pin is the UART transmit signal from the UART A module.
RXD	I	This pin is the UART receive signal to the UART A module.

PR31700

NAME	I/O	FUNCTIONS			
IROUT	0	This pin is the UART transmit signal from the UART B module or the Consumer IR output signal if Consumer IR mode is enabled.			
IRIN	I	This pin is the UART receive signal to the UART B module.			
RXPWR	0	This pin is the receiver power output control signal to the external communication IR analog circuitry.			
CARDET	1	This pin is the carrier detect input signal from the external communication IR analog circuitry.			

NAME	I/O	FUNCTIONS
Video Pins		
FRAME	0	This pin is the frame synchronization pulse signal between the Video Module and the LCD, and is used by the LCD to return it's pointers to the top of the display. The Video Module asserts FRAME after all the lines of the LCD have been shifted and transferred, producing a full frame of display.
DF	0	This pin is the AC signal for the LCD. Since LCD plasma tends to deteriorate whenever subjected to a DC voltage, the DF signal is used by the LCD to alternate the polarity of the row and column voltages used to turn the pixels on and off. The DF signal can be configured to toggle on every frame or can be configured to toggle every programmable number of LOAD signals.
LOAD	0	This pin is the line synchronization pulse signal between the Video Module and the LCD, and is used by the LCD to transfer the contents of it's horizontal line shift register to the LCD panel for display. The Video Module asserts LOAD after an entire horizontal line of data has been shifted into the LCD.
СР	0	This pin is the clock signal for the LCD. Data is pushed by the Video Module on the rising edge of CP and sampled by the LCD on the falling edge of CP.
VDAT(3:0)	0	These pins are the data for the LCD. These signals are directly connected to the LCD for 4-bit non-split displays. For 4-bit split and 8-bit non-split displays, an external register is required to demultiplex the 4-bit data into the desired 8 parallel data lines needed for the LCD.
DISPON	0	This pin is the display-on enable signal for the LCD.
VIDDONE	0	This pin is used to externally synchronize events to periods whenthe vido is not shifting.

NAME	I/O	FUNCTIONS			
Endian Pin					
ENDIAN	I	This pin is used to select the endianess of the PR31700. The "1" level input sets the endianess to the big endian, while the "0" level input tot he little endian.			

NAME	I/O	FUNCTIONS
Test Pins		
TESTSIU	I	This pin allows external logic to initiate read or write transactions to PR31700 registers. The TESTSIU mode is enabled by toggling this signal after the device has powered up. Once the function is enabled, if the TESTSIU pin is high when the bus is arbitrated (using /DREQ and /DGRNT), then external logic can initiate read and write transactions to PR31700 registers. This pin is used for debugging purposes only.
TESTCPU	I	This pin allows numerous internal CPU core signals to be brought to external PR31700 pins, in place of the normal signals assigned to these pins. The CPU core signals assigned to their respective pins during TESTCPU mode are vendor-dependent. The TESTCPU mode is enabled by asserting this TESTCPU signal, and this function is provided for generating test vectors for the CPU core. This pin is used for debugging purposes only.
TESTIN	ı	This pin is reserved for vendor-dependent use. This pin is used for debugging purposes only.
VIDDONE	0	This signal is used to synchronize UCB1200 to read touchscreen input, when there is no video data shifted into LCD panel.

NAME	I/O	FUNCTIONS
Spare Pins		
NC5-1	No Connect	These pins are reserved for future use and should be left unconnected.
RSRV1	I	These pins are reserved for future use and should be connected to ground.

32-bit RISC microprocessor

PR31700

NAME	I/O	FUNCTIONS				
Power Supply Pins						
V _{DD} (33 each)	V	These pins are the power pins for PR31700 and should be connected to the digital +3.3V power supply VSTANDBY.				
V _{SS} (33 each)	G	These pins are the ground pins for PR31700 and should be connected to digital ground. NOTE: For some vendor-dependent implementations of PR31700, pin 131 may be used for a filter capacitor for the SYSCLK oscillator (capacitor connected between pin 131 and digital ground).				
V _{dd} (for PLL)	V	This pin is the analog power pin for the PR31700. Keep away from other V _{DD} .				
V _{SS} (for PLL)	G	This pin is the analog ground pin for the PR31700. Keep away from other V _{SS} .				

32-bit RISC microprocessor

PR31700

PIN USAGE INFORMATION

This section contains tables summarizing various aspects of the pin usage for the PR31700. Table 1 lists the standard versus multi-function usage for each PR31700 pin, if applicable. Those signal names shown in parentheses are test signals for debugging purposes only. The column showing the multi-function select signal

and reset state indicates the internal control signal used to select the multi-function mode, as well as the default configuration of each multi-function pin during reset. The "Bus Arb State" column shows which pins are tri-stated whenever the DGRNT* signal is asserted in response to a DREQ*(external bus arbitration request).

Table 1. PR31700 Standard and Multi-Function Pin Usage

PR31700 pin	Standard Function (I = input, O = output)	Multi-function	Multi-function select (Reset State: 1 = multi-function mode selected; 0 = standard function & mode selected)	Bus Arb State
D[31:0]	D[31:0] (I/O)			Hi-Z
A[12:0]	A[12:0] (I/O)			
ALE	ALE (O)			Hi-Z
RD*	RD* (O)			Hi-Z
WE*	WE* (O)			Hi-Z
CAS0* (WE0*)	CAS0* (O)			Hi-Z
CAS1* (WE1*)	CAS1* (O)			Hi-Z
CAS2* (WE2*)	CAS2* (O)			Hi-Z
CAS3* (WE3*)	CAS3* (O)			Hi-Z
RAS0*	RAS0* (O)			Hi-Z
RAS1* (DCS1*)	RAS1* (O)			Hi-Z
DCS0*	DCS0* (O)			Hi-Z
DCKE	DCKE (O)			Hi-Z
DCLKIN	DCLKIN (I)			1
DCLKOUT	DCLKOUT (O)			Hi-Z
DQMH	DQMH (O)			Hi-Z
DQML	DQML (O)			Hi-Z
DREQ*	DREQ* (I)	MIO[27]	MIOSEL[27] (0)	
DGRNT*	DGRNT* (O)	MIO[26]	MIOSEL[26] (0)	1
SYSCLKIN	SYSCLKIN (I)			1
SYSCLKOUT	SYSCLKOUT (O)			
C32KIN	C32KIN (I)			
C32KOUT	C32KOUT (O)			
BC32K	BC32K(O)	MIO[25]	MIOSEL[25] (1)	
VDAT[3]	VDAT[3] (O)	(BERR)	IRQTEST (0)	
VDAT[2]	VDAT[2] (O)			
VDAT[1]	VDAT[1] (O)	(IRQHIGH)	IRQTEST (0)	
VDAT[0]	VDAT[0] (O)	(IRQLow)	IRQTEST (0)	
СР	CP (O)			<u> </u>
LOAD	LOAD (O)			
DF	DF (O)			
FRAME	FRAME (O)			

PR31700

Table 1. PR31700 Standard and Multi-Function Pin Usage (Continued)

	Standard Function		Multi-function select (Reset State: 1 = multi-function mode selected; 0 = standard function	Bus Arb
PR31700 pin	(I = input, O = output)	Multi-function	& mode selected)	State
DISPON	DISPON (O)			
PWRCS	PWRCS (O)			
PWRINT	PWRINT (I)			
PWROK	PWROK (I)			
ONBUTN	ONBUTN (I)			
CPURES*	CPURES* (I)			
PON*	PON* (I)			
TXD	TXD (O)	MIO[24]	MIOSEL[24] (0)	
RXD	RXD (I)	MIO[23]	MIOSEL[23] (0)	
CS0*	CS0* (O)			Hi-Z
CS1*	CS1* (O)	MIO[22]	MIOSEL[22] (0)	
CS2*	CS2* (O)	MIO[21]	MIOSEL[21] (0)	
CS3*	CS3* (O)	MIO[20]	MIOSEL[20] (0)	
MCS0*	MCS0* (O)	MIO[19]	MIOSEL[19] (1)	
MCS1*	MCS1* (O)	MIO[18]	MIOSEL[18] (1)	
MCS2*	MCS2* (O)	MIO[17]	MIOSEL[17] (1)	
MCS3*	MCS3* (O)	MIO[16]	MIOSEL[16] (1)	
CHIFS	CHIFS (I/O)	MIO[31]	MIOSEL[31] (1)	
CHICLK	CHICLK (I/O)	MIO[30]	MIOSEL[30] (1)	
CHIDOUT	CHIDOUT (O)	MIO[29]	MIOSEL[29] (1)	
CHIDIN	CHIDIN (I)	MIO[28]	MIOSEL[28] (1)	
VCC3	VCC3 (I)			
IO6	IO6 (I/O)			
IO5	IO5 (I/O)			
IO4	IO4 (I/O)			
IO3	IO3 (I/O)			
IO2	IO2 (I/O)			
IO1	IO1 (I/O)			
IO0	IO0 (I/O)	1		
SPICLK	SPICLK (O)	MIO[15]	MIOSEL[15] (0)	
SPIOUT	SPIOUT (O)	MIO[14]	MIOSEL[14] (0)	
SPIIN	SPIIN (I)	MIO[13]	MIOSEL[13] (0)	
SIBSYNC	SIBSYNC (O)	1		
SIBDOUT	SIBDOUT (O)			
SIBDIN	SIBDIN (I)			
SIBMCLK	SIBMCLK (I/O)	MIO[12]	MIOSEL[12] (0)	

32-bit RISC microprocessor

PR31700

Table 1. PR31700 Standard and Multi-Function Pin Usage (Continued)

	Standard Function		Multi-function select (Reset State: 1 = multi-function mode selected; 0 = standard function	Bus Arb
PR31700 pin SIBSCLK	(I = input, O = output) SIBSCLK (O)	Multi-function	& mode selected)	State
SIBIRQ	SIBIRQ (I)			
	.,,			
RXPWR	RXPWR (O)			
CARDET	CARDET (I)			
IROUT	IROUT (O)			
IRIN	IRIN (I)			
TESTAIU	TESTAIU (I)			
TESTCPU	TESTCPU (I)			
TESTIN	TESTIN (I)			
VIDDONE	VIDDONE (O)			
CARDREG*	CARDREG*(O) (SHOWDINO / CS*)	MIO[11]	MIOSEL[11] (1)	
CARDIOWR*	CARDIOWR* (O)	MIO[10]	MIOSEL[10] (1)	
CARDIORD*	CARDIORD* (O)	MIO[9]	MIOSEL[9] (1)	
CARD1CSL*	CARD1CSL* (O)	MIO[8]	MIOSEL[8] (1)	
CARD1SCH*	CARD1CSH* (O)	MIO[7]	MIOSEL[7] (1)	
CARD2CSL*	CARD2CSL* (O)	MIO[6]	MIOSEL[6] (1)	
CARD2CSH*	CARD2CSH* (O)	MIO[5]	MIOSEL[5] (1)	
CARD1WAIT*	CARD1WAIT* (I)	MIO[4]	MIOSEL[4] (1)	
CARD2WAIT*	CARD2WAIT* (I)	MIO[3]	MIOSEL[3] (1)	
CARDDIR*	CARDDIR* (O)	MIOX[2]	MIOSEL[2] (1)	
MIOX[1]	(MASTER)	MIOX[1]	MIOSEL[1] (1)	
MIOX[0]	(INSFETCH*)	MIOX[0]	MIOSEL[0] (1)	
ENDIAN	ENDIAN (I)			
NC[5:1]	SPARE			
RSRV1	SPARE (I)	1		
VDD-34 pins	+ 3.3 V			
VSS-34 pins	GND			

32-bit RISC microprocessor

PR31700

Table 2 lists various power-down states and conditions for each PR31700 pin. The "Power-Down Control" column shows the conditions which trigger a power-down for each respective pin. This column also shows the reset state for each of these conditions.

The "PON* state" column defines the state of each pin at power-on reset (PON*). This condition is defined as initial power up of the PR31700, whereby the PR31700 is initialized and the PR31700 pins are reset to the state shown in the table. This state is entered after power is applied for the very first time (VSTANDBY is turned on but VCC3 is still turned off).

The "1st-time power-up state" column defines the state of each pin after power-up mode (RUNNING STATE) is executed for the first time. This mode is defined as VCC3 applied to the entire system and is initiated by the user pressing the ONBUTN while in the power-on reset (PON*) state. Note that the defined state of various pins for 1st-time power-up may depend on the configuration of external devices attached to these pins. After 1st-time power-up, the software could change the state of various pins to be different from those shown in the table. Thereafter, subsequent transitions from SLEEP STATE to RUNNING STATE might result in different states for these pins.

The "power-down state" column defines the state of each pin during power-down mode (SLEEP STATE). This mode is defined as VCC3 turned off to the entire system, except for the PR31700 (RTC and interrupts alive) and any persistent memory.

32-bit RISC microprocessor

PR31700

Table 2. PR31700 Power-Down Pin Usage

	Power-Down Control powerdown = (vccon & vcc3)*		1st time power-up	power-down
PR31700 pin	(reset state)	PON* state	state	state
D[31:0]	MEMPOWERDOWN	Low	Low	Low
A[12:0]	MEMPOWERDOWN	Low	Low	Low
ALE		Low	Low	Low
RD*	POWERDOWN	Low	Hi	Low
WE*	MEMPOWERDOWN	Low	Low	Low
CAS0* (WE0*)	MEMPOWERDOWN	Low	Low	Low
CAS1* (WE1*)	MEMPOWERDOWN	Low	Low	Low
CAS2* (WE2*)	MEMPOWERDOWN	Low	Low	Low
CAS3* (WE3*)	MEMPOWERDOWN	Low	Low	Low
RAS0*	MEMPOWERDOWN	Low	Low	Low
RAS1* (DCS1*)	MEMPOWERDOWN	Low	Low	Low
DCS0*	MEMPOWERDOWN	Low	Low	Low
DCKE	MEMPOWERDOWN	Low	Low	Low
DCLKIN				
DCLKOUT	MEMPOWERDOWN	Low	Low	Low
DQMH	MEMPOWERDOWN	Low	Low	Low
DQML	MEMPOWERDOWN	Low	Low	Low
DREQ*	POWERDOWN & MIOPD[27] (1)	Pull-Down	In	Selectable
DGRNT*	POWERDOWN & MIOPD[26] (0)	Low	Hi	Selectable
SYSCLKIN	POWERDOWN	OSC off	OSC on	OSC off
SYSCLKOUT	POWERDOWN	OSC off	OSC on	OSC off
C32KIN		OSC on	OSC on	OSC on
C32KOUT		OSC on	OSC on	OSC on
BC32K	POWERDOWN & MIOPD[25] (1)	Pull-Down	In	Selectable
VDAT[3]	MODULE DISABLE	Low	Low	Low
VDAT[2]	MODULE DISABLE	Low	Low	Low
VDAT[1]	MODULE DISABLE	Low	Low	Low
VDAT[0]	MODULE DISABLE	Low	Low	Low
СР	MODULE DISABLE	Low	Low	Low
LOAD	MODULE DISABLE	Low	Low	Low
DF	MODULE DISABLE	Low	Low	Low
FRAME	MODULE DISABLE	Low	Low	Low
DISPON	MODULE DISABLE	Low	Low	Low
PWRCS		Low	Hi	Low
PWRINT		1	1	
PWROK		1	1	
ONBUTN		1	1	
CPURES*		1	1	
PON*		1	1	
MBUSCLK	MODULE DISABLE	Out Low	Out Low	Out Low

PR31700

Table 2. PR31700 Power-Down Pin Usage (Continued)

	Power-Down Control powerdown = (vccon & vcc3)*		1st time power-up	power-down
PR31700 pin	(reset state)	PON* state	state	state
MBUSDATA	MODULE DISABLE	Out Low	Out Low	Out Low
MBUSINT				
TXD	POWERDOWN & MIOPD[24] (0)	Low	Low	Selectable
RXD	POWERDOWN & MIOPD[23] (1)	Pull-Down	In	Selectable
CS0*	POWERDOWN	Pull-Down	Hi	Pull-Down
CS1*	POWERDOWN & MIOPD[22] (1)	Pull-Down	Hi	Selectable
CS2*	POWERDOWN & MIOPD[21] (1)	Pull-Down	Hi	Selectable
CS3*	POWERDOWN & MIOPD[20] (1)	Pull-Down	Hi	Selectable
MCS0*	POWERDOWN & MIOPD[19] (0)	In	IN	Selectable
MCS1*	POWERDOWN & MIOPD[18] (0)	In	IN	Selectable
MCS2*	POWERDOWN & MIOPD[17] (0)	In	IN	Selectable
MCS3*	POWERDOWN & MIOPD[16] (0)	In	IN	Selectable
CHIFS	POWERDOWN & MIOPD[31] (1)	Pull-Down	IN	Selectable
CHICLK	POWERDOWN & MIOPD[30] (1)	Pull-Down	IN	Selectable
CHIDOUT	POWERDOWN & MIOPD[29] (1)	Pull-Down	IN	Selectable
CHIDIN	POWERDOWN & MIOPD[28] (1)	Pull-Down	IN	Selectable
VCC3	POWERDOWN	Pull-Down		Pull-Down
IO6	POWERDOWN & IOPD[6] (1)	Pull-Down	IN	Selectable
IO5	POWERDOWN & IOPD[5] (1)	Pull-Down	IN	Selectable
IO4	POWERDOWN & IOPD[4] (1)	Pull-Down	IN	Selectable
IO3	POWERDOWN & IOPD[3] (1)	Pull-Down	IN	Selectable
IO2	POWERDOWN & IOPD[2] (1)	Pull-Down	IN	Selectable
IO1	POWERDOWN & IOPD[1] (1)	Pull-Down	IN	Selectable
IO0	POWERDOWN & IOPD[0] (1)	Pull-Down	IN	Selectable
SPICLK	POWERDOWN & MIOPD[15] (0)	Low	Low	Selectable
SPIOUT	POWERDOWN & MIOPD[14] (0)	Low	Low	Selectable
SPIIN	POWERDOWN & MIOPD[13] (1)	Pull-Down		Selectable
SIBSYNC	POWERDOWN	Low	Low	Low
SIBDOUT	POWERDOWN	Low	Low	Low
SIBDIN	POWERDOWN	Pull-Down	 	Pull-Down
SIBMCLK	POWERDOWN & MIOPD[12] (1)	Pull-Down	IN	Selectable
SIBSCLK	POWERDOWN	Low	Low	Low
SIBIRQ	POWERDOWN	Pull-Down	1	Pull-Down
RXPWR	POWERDOWN	Low	Low	Low
CARDET	POWERDOWN	Pull-Down	1	Pull-Down
IROUT	POWERDOWN	Low	Low	Low
IRIN	POWERDOWN	Pull-Down	1	Pull-Down
TESTAIU			1	
TESTCPU			†	
TESTIN			†	
VIDDONE	MODULE DISABLE	Low	Low	Low

32-bit RISC microprocessor

PR31700

Table 2. PR31700 Power-Down Pin Usage (Continued)

	Power-Down Control powerdown = (vccon & vcc3)*		1st time power-up	power-down
PR31700 pin	(reset state)	PON* state	state	state
CARDREG*	POWERDOWN & MIOPD[11] (1)	Pull-Down	IN	Selectable
CARDIOWR*	POWERDOWN & MIOPD[10] (1)	Pull-Down	IN	Selectable
CARDIORD*	POWERDOWN & MIOPD[9] (1)	Pull-Down	IN	Selectable
CARD1CSL*	POWERDOWN & MIOPD[8] (1)	Pull-Down	IN	Selectable
CARD1CSH*	POWERDOWN & MIOPD[7] (1)	Pull-Down	IN	Selectable
CARD2CSL*	POWERDOWN & MIOPD[6] (1)	Pull-Down	IN	Selectable
CARD2CSH*	POWERDOWN & MIOPD[5] (1)	Pull-Down	IN	Selectable
CARD1WAIT*	POWERDOWN & MIOPD[4] (1)	Pull-Down	IN	Selectable
CARD2WAIT*	POWERDOWN & MIOPD[3] (1)	Pull-Down	IN	Selectable
CARDDIR*	POWERDOWN & MIOPD[2] (1)	Pull-Down	IN	Selectable
MIOX[1]	POWERDOWN & MIOPD[1] (0)	IN	IN	Selectable
MIOX[0]	POWERDOWN & MIOPD[0] (0)	IN	IN	Selectable
ENDIAN				
NC[5:1]				
RSRV1				
VDD-34 EACH			1	
VSS-34 EACH				

32-bit RISC microprocessor

PR31700

FUNCTION SPECIFICATIONS

OUTLINE

The PR31700 consists of system support logic, integrated with the PR3901 Processor Core designed by Philips. For details of the system support logic and the PR3901 Processor Core, refer to the PR31700 User's Manual.

PR3901 PROCESSOR CORE

The PR3901 is a Philips-developed microprocessor core based on the R3000A RISC architecture developed by MIPS Technologies, Inc.

INSTRUCTIONS

All PR3901 Processor Core instructions are 32-bit instructions. Apart from some coprocessor instructions, the instructions are upwardly compatible with the R3000A. The PR3901 Processor Core instructions can be classified into six types.

- · Load and store instructions
 - Transfer data between memory and general-purpose registers.
- Computational instructions
 - These include arithmetic, logical, shift, multiply, divide, and multiply-add instructions. The multiply-add instructions are extensions to the R3000A. The multiply instructions can also be used as three-operand instructions.
- Special instructions
 - Used for system call or break point.
- Jump and branch instructions
 - Change the control flow of a program. The Branch-Likely instruction is provided as an extension to the R3000A.
- Coprocessor instructions
 - Perform operations for coprocessors. The R3000A LWCz and SWCz instructions are reserved instructions in the PR3901 Processor Core. Attempting execution generates a reserved instruction exception. Note that the COPz, CTCz and MTCz instructions are no-operation instructions, the CFCz and MFCz instructions load undefined data to general purpose registers (rt) in the PR31700.
- System control coprocessor instructions
 - Perform operations on the CP0 registers to manipulate the memory management and exception handling functions of the processor.

REGISTERS

The PR3901 Processor Core has following registers.

- 32 general purpose registers (32-bit)
- HI/LO registers
 - Hold the result of multiply and divide operation
- PC (Program Counter)
- Cause register
 - Indicates the nature of the most recent exception
- EPC (Exception Program Counter) register
 - Holds the program counter at the time the exception occurred, indicating the address where processing is to resume after the exception processing is completed.

- Status register
 - Holds the operating mode status (user mode or kernel mode), interrupt masking status, diagnosis status and other such information.
- BadVAddr (Bad Virtual Address) register
 - Holds the most recent virtual address for which a virtual address translation error occurred.
- PRId register
 - Shows the revision number of the PR3901 Processor Core.
 - Cache register
 - Controls the instruction cache (reserved) and the data cache auto-lock bits.
- Debug register
 - Control software debug exception.
- DEPC
 - Program counter for software debug exception.

MEMORY MANAGEMENT

The PR3901 Processor Core has a 4G-byte memory address space. The 4G-byte memory space consists of a 2G-byte user area and a 2G-byte kernel area. The kernel area contains a cache area and an uncache area. The PR3901 Processor Core provides a full-featured memory management unit (MMU) utilizing an on-chip Translation Lookaside Buffer (TLB). The on-chip TLB majur characteristics are:

- 32 x 64-bit wide entries
- fully associative
- 2 entry micro TLB for instruction address translation
- instruction address translation accesses full TL after micro-TLB miss
- data address translation accesses full TLB

PIPELINE

The PR3901 Processor Core pipeline consists of five stages. The pipeline configuration enables the PR3901 Processor Core to execute nearly all instructions in one clock.

CACHE

The PR31700 incorporates a 4K-byte instruction cache and a 1K-byte data cache. The instruction cache is direct-mapped with a block size of 16 bytes. The data cache uses two-way set-associative mapping with a block size of four bytes. The data cache has a lock function that locks data in one direction. The write-through method is used to write data back to memory.

DSP FUNCTION

The PR3901 Processor Core has a high-speed multiplier/accumulator and supports 32-bit multiplier operations, with 64-bit accumulator in one cycle.

32-bit RISC microprocessor

PR31700

PERIPHERAL FUNCTIONS

CLOCK GENERATOR

The PR31700 uses an internal PLL and an external crystal oscillator to generate a clock with eight times the input clock frequency. The PLL oscillation can be halted externally to reduce power dissipation.

WRITE BUFFER

The PR31700 incorporates a four-stage write buffer.

BUS INTERFACE UNIT (BIU) MODULE

The PR31700 has a Bus Interface Unit with the following features.

- supports 2 Banks of SDRAM and/or DRAM / HDRAM
 - 8-bit or 16-bit SDRAM configuration
 - 16-bit or 32-bit DRAM configuration
 - 16-bit or 32-bit HDRAM configuration
 - 4 Mbit, 16 Mbit and 64 Mbit parts supported
 - page mode reads and writes supported
 - independent refresh counters for each bank
 - self refreshing parts supported to retain memory when system is powered down
- 4 general purpose chip selects (CS3*-CS0*)
 - 16-bit or 32-bit ports
 - programmable wait states
 - read page mode
- 4 general purpose chip selects (MCS3*-MCS0*)
 - 16-bit ports
 - programmable wait states
 - read page mode
- 2 full PCMCIA slots
- 16-bit ports
- IORD and IOWR provided to support I/O cards
- WAIT signal supported

SYSTEM INTERFACE UNIT (SIU) MODULE

The PR31700 has a System Interface Unit with the following features.

- multi-channel 32-bit DMA controller
- independent DMA controller for video, SIB to/from BETTY audio/telecom codecs, high-speed serial port, IR, UART, and general purpose UART
- address decoding for the internal registers

CLOCK MODULE

The PR31700 has a Clock Module with the following features.

- The PR31700 supports system-wide single crystal configuration, besides the 32 kHz RTC XTAL (reduces cost, power, and board space)
- common crystal rate divided to generate clock for CPU, video, sound, telecom, UARTs, etc.
- independent enabling or disabling of individual clocks under software control, for power management

CONCENTRATION HIGHWAY INTERFACE (CHI) MODULE

The PR31700 has a CHI Module with the following features.

- high-speed serial Concentration Highway Interface (CHI) contains logic for interfacing to external full-duplex serial time-division-multiplexed (TDM) communication peripherals
- supports ISDN line interface chips and other PCM/TDM serial devices
- CHI interface is programmable (number of channels, frame rate, bit rate, etc.) to provide support for a variety of formats
- supports data rates up to 4.096 Mbps
- independent DMA support for CHI receive and transmit

INTERRUPT MODULE

The PR31700 has an Interrupt Module with the following features.

- contains logic for individually enabling, reading, and clearing all PR31700 interrupt sources
- interrupts generated from internal PR31700 modules or from edge transitions on external signal pins

IO MODULE

The PR31700 has an IO Module with the following features.

- contains support for reading and writing the 7 bi-directional general purpose IO pins and the 32 bi-directional multi-function IO pins
- each IO port can generate a separate positive and negative edge interrupt
- independently configurable IO ports allow the PR31700 to support a flexible and wide range of system applications and configurations

IR MODULE

The PR31700 has an IR Module with the following features.

- IR consumer mode
 - allows control of consumer electronic devices such as stereos, TVs, VCRs, etc.
 - programmable pulse parameters
 - external analog LED circuitry
- IRDA communication mode
 - not compatible with General Magic Cap Devices
 - allows communication with other IRDA devices such as FAX machines, copiers, printers, etc.
 - supported by the UART module within the PR31700
 - external analog receiver preamp and LED circuitry
 - data rate = up to 115 kbps at 1 meter
- IR FSK communication mode
 - compatible with General Magic Cap Devices
 - supported by the UART module within the PR31700
 - external analog IR chip(s) perform frequency modulation to generate the desired IR communication mode protocol
 - data rate = up to 36000 bps at 3 meters
- carrier detect state machine
 - periodically enables IR receiver to check if a valid carrier is present

32-bit RISC microprocessor

PR31700

POWER MODULE

The PR31700 has a Power Module with the following features.

- power-down modes for individual internal peripheral modules
- serial (SPI port) power supply control interface supported
- power management state machine has 3 states: RUNNING, DOZING and SLEEP

SERIAL INTERCONNECT BUS (SIB) MODULE

The PR31700 has a SIB Module with the following features.

- The PR31700 contains holding and shift registers to support the serial interface to the UCB1200 ASIC and/or other optional codec devices
- synchronous, frame-based protocol
- The PR31700 always master source of clock and frame frequency and phase; programmable clock frequency
- each SIB frame consists of 128 clock cycles, further divided into 2 subframes or words of 64 bits each (supports up to 2 devices simultaneously)
- independent DMA support for audio receive and transmit, telecom receive and transmit
- supports 8-bit or 16-bit mono telecom formats
- supports 8-bit or 16-bit mono or stereo audio formats
- independently programmable audio and telecom sample rates
- CPU read/write registers for subframe control and status

SERIAL PERIPHERAL INTERFACE (SPI) MODULE

The PR31700 has an SPI Module with the following features.

- provides interface to SPI peripherals and devices
- full-duplex, synchronous serial data transfers (data in, data out, and clock signals)
- The PR31700 supplies dedicated chip select and interrupt for an SPI interface serial power supply
- 8-bit or 16-bit data word lengths for the SPI interface
- programmable SPI baud rate

TIMER MODULE

The PR31700 has a Timer Module with the following features.

- Real Time Clock (RTC) and Timer
- 40-bit counter (30.517 s granularity);
 maximum uninterrupted time = 388.36 days
- 40-bit alarm register (30.517 s granularity)
- 16-bit periodic timer (0.868 s granularity); maximum timeout = 56.8 ms
- interrupts on alarm, timer, and prior to RTC roll-over

UART MODULE

The PR31700 has a UART Module with the following features.

- 2 independent full-duplex UARTs
- programmable baud rate generator
- UART A port used for serial control interface to external IR module
- UART B port used for general purpose serial control interface
- UART A and UART B DMA support for receive and transmit

VIDEO MODULE

The PR31700 has a Video Module with the following features.

- bit-mapped graphics
- supports monochrome, grey scale, or color modes
- time-based dithering algorithm for gray scale and color modes
- supports multiple screen sizes
- supports split and non-split displays
- variable size and relocatable video buffer
- DMA support for fetching image data from video buffer

32-bit RISC microprocessor

PR31700

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $V_{SS} = 0 V (GND)$

SYMBOL	PARAMETER	LIMITS	UNIT
V_{DD}	Power supply voltage	V _{SS} – 0.5 to 4.5	V
V_{IN}	Input voltage	$V_{SS} - 0.5$ to $V_{DD} + 0.5$	V
T _{stg}	Storage temperature range	-55 to +125	°C
Pd	Maximum dissipation (T _{amb} = 70°C)	1	W

NOTE

RECOMMENDED OPERATING CONDITIONS

 $V_{SS} = 0 V (GND)$

SYMBOL	PARAMETER		LIMITS		UNIT
STIMBUL	FANAMETER	MIN	TYP	MAX	UNIT
V_{DD}	Power supply voltage	3.0	3.3	3.6	V
T _{opr}	Operating temperature range	0	-	70	°C

^{1.} Using an LSI at specifications higher than the maximum ratings can cause permanent damage to the LSI. For normal operation, use under the recommended operating conditions. Exceeding the recommended operating conditions may affect the reliability of the LSI.

32-bit RISC microprocessor

PR31700

DC CHARACTERISTICS

(T_{amb} = 0° C to 70° C, V_{DD} = 3.3V ± 0.3 V)

SYMBOL	PARAMETER	CONDITIONS	LIMITS			UNIT
STWIBUL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNII
I _{DD}	Operating current	$V_{IN} = V_{DD}$ or V_{SS} ; $V_{DD} = MAX$ $I_{OH} = I_{OL} = 0$	-	110	130	mA
I _{DDS,} P	Static current	$V_{\rm IN} = V_{\rm DD}$ or $V_{\rm SS}$; $V_{\rm DD} = {\rm MAX}$ $I_{\rm OH} = I_{\rm OL} = 0$ mA SLEEP mode & RTC stop mode	-	10	100	μΑ
I _{DDS,} Q		$V_{\rm IN} = V_{\rm DD}$ or $V_{\rm SS}; V_{\rm DD} = {\rm MAX}$ $I_{\rm OH} = I_{\rm OL} = 0$ mA SLEEP mode & RTC running mode	-	20	120	μΑ
I _{IN}	Input leakage current	$V_{IN} = V_{DD}$ or V_{SS}	-10	-	10	μΑ
V _{IH1}	Input voltage ¹	V _{DD} = 3.6V	$V_{DD} \times 0.8$	-	V _{DD} + 0.3	V
V_{IL1}	Input voltage ¹	V _{DD} = 3.0V	-0.3	_	$V_{DD} \times 0.2$	V
V _{IH2}	Input voltage ²	V _{DD} = 3.6V	2.4	-	V _{DD} + 0.3	V
V_{IL2}	Input voltage ²	V _{DD} = 3.0V	-0.3	_	0.6	V
V _{OH1}	Output voltage ³	$V_{DD} = 3.0V; I_{OH} = -4mA$	V _{DD} – 0.6	-	-	V
V _{OL1}	Output voltage ³	$V_{DD} = 3.0V; I_{OL} = 4mA$	-	-	V _{DD} + 0.4	V
V _{OH2}	Output voltage ⁴	$V_{DD} = 3.0; I_{OH} = -8mA$	V _{DD} – 0.6	-	-	V
V _{OL2}	Output voltage ⁴	V _{DD} = 3.0; I _{OL} = 8mA	-	-	V _{DD} + 0.4	V
V _{OH3}	Output voltage ⁵	$V_{DD} = 3.0$; $I_{OH} = -16$ mA	V _{DD} – 0.6	_	_	V
V _{OL3}	Output voltage ⁵	V _{DD} = 3.0; I _{OL} = 16mA	-	_	V _{DD} + 0.4	V
V _{OH4}	Output voltage ⁶	$V_{DD} = 3.0$; $I_{OH} = -24$ mA	V _{DD} – 0.6	_	-	V
V _{OL4}	Output voltage ⁶	V _{DD} = 3.0; I _{OL} = 24mA	-	_	V _{DD} + 0.4	V
I _{IHP}	Input current (Pull-down resister)	$V_{DD} = MAX; VIN = V_{DD}$	20	-	120	μΑ

NOTES:

- 1. SYSVLKIN

- 5. DCLKOUT
- 6. MBUSCLK, MBUSDATA

SYSVLKIN
 Other inputs
 D[31:0], RAS0*, RAS1*, DCS0*, DCKE*, DQMH, DQML, DREQ*, DGRNT*, BC32K, VDAT[3:0], CP, LOAD, DF, FRAME, DISPON, VIDDONE, PWRCS, TXD, RXD, CS3-O*, CHIFS, CHICLK, CHIDOUT, CHIDIN, IO[6;0], SPICLK, SPIOUT, SPIIN, SIBSYNC, SIBDOUT, SIBMCLK, SIBCLK, RWPWR, IROUT, CARD1WAIT*, CARD2WAIT*, MIOX[2;0]
 A[12:], ALE, RD*, WE* CAS3-O*, CARDREG*, CARDIOWR*, CARD1CSL*, CARD1CSH*, CARD2CSL*, CARD2CSH*

32-bit RISC microprocessor

PR31700

CRYSTAL OSCILLATOR CHARACTERISTICS




Figure 4. 10MHz Crystal

SYMBOL	PARAMETER	RECOMMEN	UNIT	
		MIN.	MAX.	UNIT
f _{IN}	Crystal Oscillator frequency	8.25	10	MHz
C _{IN} , C _{OUT}	External capacitors	10	33	pF




Figure 5. 32 kHz Crystal

SYMBOL PARAMETER		RECOMMEN	UNIT	
SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{IN} , C _{OUT}	External capacitors	10	33	pF

32-bit RISC microprocessor

PR31700

ELECTRICAL SPECIFICATIONS

 $(V_{SS} = 0V, V_{DD} = 3.3V)$

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Crystal stabilization time 9.216MHz	T _{STA-10M}	f = 8.25MHz10MHz X'tal : AT–51 Cin = Cout = 10pF–33pF	-	-	10	ms
Crystal stabilization time 32.768kHz	T _{STA-32k}	f = 32kHz X'tal : KF–38G Cin = Cout = 10pF–33pF	-	-	2	S

PR31700 TIMING




Figure 6. Definition of AC Specification

32-bit RISC microprocessor

PR31700

AC CHARACTERISTICS

The following operating conditions apply to all values specified in this section. T_{amb} = 0°C to 70°C, V_{DD} = 3.3 $\pm 0.3 V$, External Capacitance = 40pF

Item	Parameter	Rising / Falling	MIN.	MAX.	Unit
1	DCLKOUT high time	-	5.4	-	ns
2	DCLKOUT low time	-	5.4	-	ns
3	DCLKOUT period	-	13.5	-	ns
4	Delay DCLKOUT to ALE	Rising	-	4	ns
4	Delay DCLKOUT to ALE	Falling	-	3	ns
lemory I	nterface	•		•	
4	Delay DCLKOUT to A[12:0]	-	-	8	ns
4	Delay DCLKOUT to D[31:16]	-	-	8	ns
4	Delay DCLKOUT to D[15:0]	-	1.5	8	ns
4	Delay DCLKOUT to CS3-0*	Rising	-	10	ns
4	Delay DCLKOUT to CS3-0*	Falling	-	10	ns
4	Delay DCLKOUT to RD*	Rising	-	8	ns
4	Delay DCLKOUT to RD*	Falling	-	7	ns
4	Delay DCLKOUT to WE*	Rising	-	5	ns
4	Delay DCLKOUT to WE*	Falling	-	4	ns
4	Delay DCLKOUT to CAS3-0*	Rising	-	2.5	ns
4	Delay DCLKOUT to CAS3-0*	Falling	-	2.5	ns
4	Delay DCLKOUT to CARDxCSx*	Rising	-	9	ns
4	Delay DCLKOUT to CARDxCSx*	Falling	-	8	ns
4	Delay DCLKOUT to CARDDIR*	Rising	-	12	ns
4	Delay DCLKOUT to CARDDIR*	Fallmng	-	11	ns
4	Delay DCLKOUT to CARDREG*	Rising	-	9	ns
4	Delay DCLKOUT to CARDREG*	Fatting	-	10	ns
4	Delay DCLKOUT to CARDIORD*	Rising	-	10	ns
4	Delay DCLKOUT to CARDIORD*	Falling	-	9	ns
4	Delay DCLKOUT to CARDIOWR*	Rising	-	9	ns
4	Delay DCLKOUT to CARDIOWR*	Falljng	-	9	ns
4	Delay DCLKOUT to RAS0*	Rising	-	6	ns
4	Delay DCLKOUT to RAS0*	Falling	-	6	ns
4	Delay DCLKOUT to RAS1*	Rising	1.5	8	ns
4	Delay DCLKOUT to RAS1*	Falling	1.5	9	ns
4	Delay DCLKOUT to DQMH/L	Rising	1.5	8	ns
4	Delay DCLKOUT to DQMH/L	Falling	1.5	9	ns
4	Delay DCLKOUT to DCS0*	Rising	1.5	7	ns
4	Delay DCLKOUT to DCS0*	Falling	1.5	6	ns
4	Delay DCLKOUT to DCKE	Rising	1.5	8	ns
4	Delay DCLKOUT to DCKE	Falling	1.5	8	ns
4	Delay DCLKOUT to MCS3-0*	Rising	-	10	ns
4	Delay DCLKOUT to MCS3-0*	Falling	-	10	ns
5	D[31 : 16] to DCLKIN Setup time	-	1	-	ns

32-bit RISC microprocessor

PR31700

Item	Parameter	Rising / Falling	MIN.	MAX.	Unit
6	D[31 : 16] to DCLKIN Hold time	-	2	-	ns
5	D[15:0] to DCLKIN Setup time	-	0	-	ns
6	D[15:0] to DCLKIN Hold time	-	2.5	-	ns
7	DCLKOUT to DCLKIN Board Delay time	-	0	3	ns




Figure 7. Memory Output and Clock Timing




Figure 8. Memory Input Timing




Figure 9. DCLKOUT to DCLKIN

32-bit RISC microprocessor

PR31700

CHI CHARACTERISTICS

Item	Parameter	Rising / Falling	MIN.	MAX.	Unit
1	CHICLK high time	-	100	-	ns
2	CHICLK low time	-	100	-	ns
3	CHICLK period	-	225	-	ns
4	Delay CHICLK Rising to CHIDOUT(Master)	Rising	-	5	ns
4	Delay CHICLK Rising to CHIDOUT(Master)	Falling	-	5	ns
7	Delay CHICLK Falling to CHIDOUT(Master)	Rising	-	5	ns
7	Delay CHICLK Falling to CHIDOUT(Master)	Falling	-	5	ns
4	Delay CHICLK Rising to CHIFS(Master)	Rising	-	5	ns
4	Delay CHICLK Rising to CHIFS(Master)	Falling	-	5	ns
7	Delay CHICLK Falling to CHIFS(Master)	Rising	-	5	ns
7	Delay CHICLK Falling to CHIFS(Master)	Falling	-	5	ns
4	Delay CHICLK Rising to CHIDOUT(Slave)	Rising	-	15	ns
4	Delay CHICLK Rising to CHIDOUT(Slave)	Falling	-	15	ns
7	Delay CHICLK Falling to CHIDOUT(Slave)	Rising	-	15	ns
7	Delay CHICLK Falling to CHIDOUT(Slave)	Falling	-	15	ns
4	Delay CHICLK Rising to CHIFS(Slave)	Rising	-	15	ns
4	Delay CHICLK Rising to CHIFS(Slave)	Falling	-	15	ns
7	Delay CHICLK Falling to CHIFS(Slave)	Rising	-	15	ns
7	Delay CHICLK Falling to CHIFS(Slave)	Falling	-	15	ns
5	CHIDIN to CHICLK Rising Setup time(Master)	-	20	-	ns
6	CHIDIN to CHICLK Rising Hold time(Master)	-	20	-	ns
8	CHIDIN to CHICLK Falling Setup time(Master)	-	20	-	ns
9	CHIDIN to CHICLK Falling Hold time(Master)	-	20	-	ns
5	CHIFS to CHICLK Rising Setup time(Slave)	-	20	-	ns
6	CHIFS to CHICLK Rising Hold time(Slave)	-	20	-	ns
8	CHIFS to CHICLK Falling Setup time(Slave)	-	20	-	ns
9	CHIFS to CHICLK Falling Hold time(Slave)	-	20	-	ns
5	CHIDIN to CHICLK Rising Setup time(Slave)	-	20	-	ns
6	CHIDIN to CHICLK Rising Hold time(Slave)	-	20	-	ns
8	CHIDIN to CHICLK Falling Setup time(Slave)	-	20	-	ns
9	CHIDIN to CHICLK Falling Hold time(Slave)	-	20	-	ns

32-bit RISC microprocessor

PR31700




Figure 10. CHI Output and Clock Timing (CHITXEDGE=1)




Figure 11. CHI Input Timing (CHIRXEDGE=1)




Figure 12. CHI Output and Clock Timing (CHITXEDGE=0)




Figure 13. CHI Input Timing (CHIRXEDGE=0)

32-bit RISC microprocessor

PR31700

SIB CHARACTERISTICS

Item	Parameter	Rising / Falling	MIN.	MAX.	Unit
1	SIBMCLK high time	-	20	-	ns
2	SIBMCLK low time	-	20	-	ns
3	SIBMCLK period	-	50	-	ns
4	Delay SIBMCLK (Master) to SIBSCLK	Rising	-	5	ns
5	Delay SIBMCLK (Master) to SIBSCLK	Falling	-	5	ns
6	Delay SIBSCLK Rising to SIBSYNC	Rising	-	2	ns
6	Delay SIBSCLK Rising to SIBSYNC	Falling	-	2	ns
6	Delay SIBSCLK Rising to SIBDOUT	Rising	-	2	ns
6	Delay SIBSCLK Rising to SIBDOUT	Falling	-	2	ns
7	SIBDIN to SIBSCLK Rising Setup time	-	20	-	ns
8	SIBDIN to SIBSCLK Rising Hold time	-	0	-	ns




Figure 14. SIB CLK Timing




Figure 15. SIB Timing

PR31700

SPI CHARACTERISTICS

Item	Parameter	Rising / Falling	MIN.	MAX.	Unit
1	SPICLK high time	-	120	-	ns
2	SPICLK low time	-	120	-	ns
3	SPICLK period	-	250	-	ns
4	Delay SPICLK Rising to SPIOUT	Rising	-	5	ns
4	Delay SPICLK Rising to SPIOUT	Falling	-	5	ns
7	Delay SPICLK Falling to SPIOUT	Rising	-	5	ns
7	Delay SPICLK Falling to SPIOUT	Falling	-	5	ns
8	SPIIN to SPICLK Rising Setup time	-	15	-	ns
9	SPIIN to SPICLK Rising Hold time	-	15	-	ns
5	SPIIN to SPICLK Falling Setup time	-	15	-	ns
6	SPIIN to SPICLK Falling Hold time	-	15	-	ns




Figure 16. SPI Timing (PHAPOL = 1)




Figure 17. SPI Timing (PHAPOL = 0)

PR31700

VIDEO CHARACTERISTICS

Item	Parameter	Rising / Falling	MIN.	MAX.	Unit
1	LOAD Pule width	-	100	1600	ns
2	Delay LOAD Falling to FRAME	-	100	3200	ns
3	Delay LOAD Falling to DF	-	100	3200	ns
4	Delay LOAD Falling to CP	-	100	3200	ns
5	Delay CP Rising to VDAT[3:0]	-	-	5	ns
6	VDAT to CP Rising Setup	-	15	25	ns
7	VDAT to CP Rising Hold	-	15	25	ns

NOTE

1. Values shown assume a 75MHz clock for the CPU. Min and Max values are programmable using Video Control Registers.




Figure 18. Video Timing, 4-Bit Non-Split LCD




Figure 19. Video Data Timing, 4-Bit Split LCD and 8-Bit Non-Split LCD

32-bit RISC microprocessor

PR31700

POWER CHARACTERISTICS

Item	Parameter	Rising / Falling	MIN.	MAX.	Unit
1	VSTANDBY to PON* Rising	-	50	-	ms
2	VSTANDBY to ONBUTN delay time	-	2	-	S




Figure 20. Power On Timing Diagram

CPU RESET CHARACTERISTIC

Item	Parameter	Rising / Falling	MIN.	MAX.	Unit
1	CPURES* low time	-	10	-	ns





Figure 21. CPU Reset Timing Diagram

LQFP208: 208-PIN PLASTIC LOW PROFILE QUAD FLAT PACKAGE



32-bit RISC microprocessor

PR31700

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 05-98

Document order number: 9397 750 03867

Let's make things better.

Philips Semiconductors



