

AMI5HG 0.5 micron CMOS Gate Array

Description

PORA is a power-on-reset.

When power is applied, the POR output is asserted low for at least 2 microseconds after the logic circuits become operational. The active high RESET input also drives the POR signal to its active low state. Since the PORA is a corner function cell the RESET pin must be driven through the core.

For proper operation, user-designed external circuitry must provide a V_{DD} power slew rate of at least one volt per microsecond. This ensures that the reset pulse will be properly output when V_{DD} falls to zero and immediately returns to its valid range.



HDL Syntax

VerilogPORA inst_name (RESET, POR);

VHDL..... inst_name: PORA port map (RESET, POR);

Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	TBD	nA
EQL _{pd}	1917.7	Eq-load

See page 2-15 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^{\circ}C$, $V_{DD} = 5.0V$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	То	Falametei	1	8	16	23	31 (max)
RESET	POR	t _{PLH}	18289.49				
RESET	POR	t _{PHL}	16.28				

Delay will vary with input conditions. See page 2-17 for interconnect estimates.