...PLUS105-45

DESCRIPTION

The PLUS105–45 is a bipolar programmable state machine of the Mealy type. Both the AND and the OR array are user-programmable. All 48 AND gates are connected to the 16 external dedicated inputs (I₀-I₁₅) and to the feedback paths of the 6 buried State Registers (Q_{P0}-Q_{P5}). Because the OR array is programmable, any one or all of the 48 transition terms can be connected to any or all of the State and Output Registers.

All state transition terms can include True, False and Don't Care states of the controlling state variables. A Complement Transition Array supports complex IF-THEN-ELSE state transitions with a single product term.

All buried State and Output registers are edge-triggered clocked S-R flip-flops. Asynchronous Preset/Output Enable functions are available.

The PLUS105–45 is pin-for-pin and software compatible with the Signetics PLS105 and PLS105A Logic Sequencers, as well as other commercially available 105-type programmable logic devices.

To facilitate testing of state machine designs, diagnostic mode features for register preset and buried state register observability have been incorporated into the PLUS105–45 device architecture.

Ordering codes are listed in the Ordering Information Table.

FEATURES

- 45MHz operating frequency
 - 55.6MHz clock rate
 - No OR term loading restrictions
- Available in 300mil skinny DIP, 600mil-wide Plastic DIP and PLCC packages
- Pin and software compatible with other commercially available 105 logic sequencers
- 16 input variables
- 8 output functions
- 48 transition terms
- 6-bit State Register
- 8-bit Output Register
- Transition complement array
- Positive edge-triggered clocked S-R flip-flops
- Security fuse
- Programmable Asynchronous Preset or Output Enable
- Power-on preset (to all "1"s) of internal registers
- Power dissipation: 800mW (typ.)
- TTL compatible
- Single +5V supply
- 3-State outputs


APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security Locking systems

١

- Counters
- Shift registers

PIN CONFIGURATIONS




ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-pin Plastic Dual-In-Line, 600mil-wide	PLUS105-45N
28-pin Plastic Dual-In-Line, 300mil-wide	PLUS105-45N3
28-pin Plastic Leaded Chip Carrier, 450mil-square	PLUS105-45A

PLUS105-45

FUNCTIONAL DIAGRAM



PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CLK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active- High (H)
2-9, 26, 27 20-22	10 - 19, 113 - 115	Logic Inputs: The 13 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence. True and complement signals are generated via use of "H" and "L".	Active-High/ Low (H/L)
23	l12	Logic/Diagnostic Input: A 14th external logic input to the AND array, as above, when exercising standard TTL levels. When I12 is held at +10V, device outputs F0 - F5 reflect the contents of State Register bits P ₀ - P ₅ . The contents of each Output Register remains unaltered.	Active-High/ Low (H/L)
24	l11	Logic/Diagnostic Input: A 15th external logic input to the AND array, as above, when exercising standard TTL levels. When I11 is held at +10V, device outputs F0 - F5 become direct inputs for State Register bits P ₀ - P ₅ ; a Low-to-High transition on the clock line loads the values on pins F0 - F5 into the State Register bits P ₀ - P ₅ . The contents of each Output Register remains unaltered.	Active-High/ Low (H/L)
25	l10	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercising standard TTL levels. When I ₁₀ is held at +10V, device outputs F0 - F7 become direct inputs for Output Register bits Q0 - Q7; a Low-to-High transition on the clock line loads the values on pins F0 - F7 into the Output Register bits Q0 - Q7. The contents of each State Register remains unaltered.	Active-High/ Low (H/L)
10-13 15-18	F0 - F7	Logic Outputs/Diagnostic Outputs/Diagnostic Inputs: Eight device outputs which normally reflect the contents of Output Register bits Q0 - Q7, when enabled. When I12 is held at $+10V$, F0 - F5 = $(P_0 - P_5)$. When I11 is held at $+10V$, F0 - F5 become inputs to State Register bits $P_0 - P_5$. When I10 is held at $+10V$, F0 - F7 become inputs to Output Register bits Q0 - Q7.	Active- High (H)
19	PR/OE	Preset or Output Enable Input: A user programmable function:	
		 Preset: Provides an asynchronous preset to logic "1" of all State and Output Register bits. PR overrides Clock, and when held High, clocking is inhibited and F0 - F7 are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after the Preset signal goes low. See timing definitions. 	Active- High (H)
		 Output Enable: Provides an output enable function to buffers F0 - F7 from the Output Registers. 	Active- Low (L)

PLUS105-45

TRUTH TABLE 1, 2, 3, 4, 5, 6, 7

	OPT	TION		7.5. d							
Vcc	PR	OE	l10	i 111	i 12	CK	s	R	Qp	QF	F
	Н		*	*	*	Х	×	Х	Н	Н	Q _F
	L		+10V	X	X	↑	X	X	Q _P	L	L
	L		+10V	X	x	\uparrow	X	X	Q _P	н	Н
	L		×	+10V	x	\uparrow	X	x	L	Q _F	L
	L		×	+10V	×	↑	X	X	н	Q _F	н
	L		x	X	+10V	X	X	X	Q _P	QF	Qp
	L		×	X	X	X	X	X	Q _P	QF	Q _F
		н	×	X	*	X	X	X	Q _P	Q _F	Hi-Z
+5V		×	+10V	X	X	↑	X	X	Q _P	L	L
		×	+10V	X	X	↑	X	X	Q _P	н	н
		x	×	+10V	X	1	X	x	L	Q _F	L
		×	×	+10V	x	↑	x	X	н	Q _F	н
		L	x	X	+10V	X	X	X	Qp	Q _F	Qp
		L	X	X	X	X	X	X	Qp	Q _F	Q _F
		L	×	X	X	↑	L	L	Q _P	Q _F	Q _F
]	L	×	X	X	↑	L	н	L	L	L
		L	x	X	X	↑	н	L	н	н	н
		L	×	X	X	↑	н	н	IND.	IND.	IND.
1	х	х	Х	X	Х	X	X	×	Н	Н	

NOTES:

1. Positive Logic:

 $S/R = T_0 + T_1 + T_2 + ... T_{47}$ $T_n = (C_0) (I_0, I_1, I_2, ...) (P_0, P_1, ... P_5)$

- 2. Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option.
- 3. The denotes transition from Low-to-High level.
- 4. * = H or L or +10V
- 5. X = Don't Care (≤ 5.5V)
- When using the F_n pins as inputs to the State and Output Registers in diagnostic mode, the F buffers are 3-Stated and the indicated levels
 on the output pins are forced by the user.
- 7. IND. = Indeterminent; R = S = H is an illegal input condition.


VIRGIN STATE

A factory-shipped virgin device contains all fusible links intact, such that:

- PR/OE option is set to PR. Note that even if the PR function is not used, all registers are preset to "1" by the power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- 4. The device can be clocked via a Test Array preprogrammed with a standard test pattern. NOTE: The Test Array pattern must be deleted before incorporating a user program.


PLUS105-45

LOGIC DIAGRAM



PLUS105-45

COMPLEMENT ARRAY DETAIL



The complement array is a special sequencer feature that is often used for detecting illegal states. It is also ideal for generating IF-THEN-ELSE logic statements with a minimum number of product terms.

The concept is deceptively simple. If you subscribe to the theory that the expressions (/A * /B * /C) and $(\overline{A + B + C})$ are equivalent, you will begin to see the value of this single term NOR array.

The complement array is a single OR gate with inputs from the AND array. The output of the complement array is inverted and fedback to the AND array (NOR function). The output of the array will be LOW if any one or more of the AND terms connected to it are active (HIGH). If, however, all the connected terms are inactive (LOW), which is a classic unknown state, the output of the complement array will be HIGH.

Consider the product terms A, B and D that represent defined states. They are also connected to the input of the complement array. When the condition (not A and not B and not D) exists, the Complement Array will detect this and propagate an Active-High signal to the AND array. This signal can be connected to product term E, which could be used in turn to preset the state machine to a known state. Without the complement array, one would have to generate product terms for all unknown or illegal states. With very complex state machines, this approach can be prohibitive, both in terms of time and wasted resources.

Note that use of the Complement Array adds an additional delay path through the device. Refer to the AC Electrical Characteristics for details.

THERMAL RATINGS


TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

ABSOLUTE MAXIMUM RATINGS¹

		RAT	INGS			
SYMBOL	PARAMETER	MIN	MAX	UNIT		
V _{CC}	Supply voltage		+7.0	V _{DC}		
V _{IN}	Input voltage		+5.5	V _{DC}		
V _{OUT}	Output voltage		+5.5	V _{DC}		
I _{IN}	Input currents	-30	+30	mA		
l _{оит}	Output currents		+100	mA		
T _{amb}	Operating temperature range	0	+75	°C		
T _{stg}	Storage temperature range	-65	+150	°C		

NOTE:

LOGIC FUNCTION



Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

PLUS105-45

DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}\text{C} \le \text{T}_{amb} \le 75^{\circ}\text{C}, 4.75\text{V} \le \text{V}_{CC} \le 5.25\text{V}$

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP1	MAX	UNIT	
Input voltag	je ²						
V _{IH}	High	V _{CC} = MAX	2.0			٧	
V _{IL}	Low	V _{CC} = MIN			0.8	V	
V _{IC}	Clamp ³	V _{CC} = MIN, I _{IN} = -12mA		-0.8	-1.2	V	
Output volt	age ²		· ·	•			
		V _{CC} = MIN					
V _{OH}	High	I _{OH} = -2mA	2.4			V	
V_{OL}	Low	I _{OL} = 9.6mA		0.35	0.45	V	
Input curre	nt		· · ·	•	^		
		V _{CC} = MAX					
I _{IH}	High	V _{IN} = V _{CC}		<1	30	μА	
I _{IL}	Low	V _{IN} = 0.45V		-20	-250	μА	
Output curi	ent						
		V _{CC} = MAX					
I _{O(OFF)}	Hi-Z state	V _{OUT} = 2.7V		1	40	μА	
		V _{OUT} = 0.45V		-1	–40	μΑ	
los	Short circuit ^{3, 4}	V _{OUT} = 0V	-15		-70	mA	
lcc	V _{CC} supply current ⁵	V _{CC} = MAX			200	mA	
Capacitano	8		-				
		V _{CC} = 5.0V					
CIN	Input	V _{IN} = 2.0V		8		pF	
C _{OUT}	Output	V _{OUT} = 2.0V		10		pF	

NOTES:

- All typical values are at V_{CC} = 5V, T_{amb} = +25°C.
 All voltage values are with respect to network ground terminal.
- 3. Test one at a time.
- Duration of short circuit should not exceed 1 second.
- 5. I_{CC} is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.



AC ELECTRICAL CHARACTERISTICS

 $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_1 = 30PF$, $0^{\circ}C \le T_{amb} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

					LIMITS			
SYMBOL	PARAMETER	FROM	то	MIN	TYP1	MAX	UNIT	
Pulse Wid	th							
t _{СКН}	Clock High	CK+	CK-	9	8		ns	
[‡] CKL	Clock Low	CK-	CK+	9	8		ns	
t _{CKP}	Clock Period	CK+	CK+	18	16		ns	
t erh	Preset pulse	PR+	PR -	10	8		ns	
Setup Tim	€				•			
t _{IS1}	Input	Input ±	CK+	13	12		ns	
t _{IS2}	Input (through Complement Array)	Input ±	CK+	23	20		ns	
t _{VS}	Power-on preset	V _{CC} +	CK-	0	-10		ns	
t _{PRS}	Clock resume (after preset)	PR –	CK-	0	- 5		ns	
^t nvck	Clock lockout (before preset)	CK-	PR –	10	5		ns	
Hold Time					<u> </u>			
t _{IH}	Input	CK+	Input ±	0	-5		ns	
Diagnostic	Mode		·		1		<u> </u>	
t _{RJS}	Initialization of diagnostic mode	I ₁₀ or I ₁₁ + (to 8V)	F _n as inputs	50	25		ns	
t _{RJH}	Clock for diagnostic mode	CK+	Register input jam	50	25		ns	
Propagation	on Delay ³						<u> </u>	
tско	Clock	CK+	Output ±		8	9	ns	
t _{OE}	Output enable ²	OE –	Output –		8	9	ns	
top	Output disable ²	OE +	Output +		8	9	ns	
t _{PR}	Preset	PR+	Output +		12	15	ns	
teps	Power-on preset	V _{CC} +	Output +		0	10	ns	
	of Operation		•		1		l	
f _{MAX1}	Without Complement Array $\left(\frac{1}{t_{ S1} + t_{CKO}}\right)$	Input ±	Output ±	45.0	50.0	-	MHz	
f _{MAX2}	With Complement Array $\left(\frac{1}{t_{\text{IS2}} + t_{\text{CKO}}}\right)$	Input thru Complement Array ±	Output ±	31.3	35.7		MHz	
fмахз	Internal feedback without Complement $\left(\frac{1}{t_{CKL} + t_{CKH}}\right)$	Register Output ±	Register Input ±	55.6	62.5		MHz	
f _{MAX4}	Internal feedback with Complement Array $\left(\frac{1}{t_{IS2}}\right)$	Register Output thru Complement Array ±	Register Input ±	43.5	50.0		MHz	
fcLK	Clock frequency	CK+	CK+	55.6	62.5		MHz	


NOTES:

1. All typical values are at $V_{CC} = 5V$, $T_{amb} = +25$ °C.

3. All propagation delays and setup times are meausred and specified under worst case conditions.


For 3-State output; output enable times are tested with C_L = 30pF to the 1.5V level, and S₁ is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C_L = 5pF. High-to-High impedance tests are made to an output voltage of V_T = (V_{OH} - 0.5V) with S₁ open, and Low-to-High impedance tests are made to the V_T = (V_{OL} + 0.5V) level with S₁ closed.

PLUS105-45



8

TIMING DIAGRAMS (Continued)



PLUS105-45


TIMING DEFINITIONS

	PETINITIONS								
SYMBOL	PARAMETER								
tiH	Required delay between positive transition of Clock and end of valid Input data.								
t _{IS1}	Required delay between beginning of valid input and positive transition of Clock.								
t _{IS2}	Required delay between beginning of valid Input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).								
t _{CKH}	Width of input clock pulse								
t _{CKL}	Interval between clock pulses.								
tско	Delay between positive transition of Clock and when Outputs become valid (with PR/OE Low)								
t _{CKP}	Minimum guaranteed clock period.								
t _{NVCK}	Required delay between the negative transition of the clock and the negative transition of the Asynchronous PRESET to guarantee that the clock edge is not detected as a valid negative transition.								

SYMBOL	PARAMETER
t _{OD}	Delay between beginning of Output Enable High and when Outputs are in the OFF-state.
t _{OE}	Delay between beginning of Output Enable Low and when Outputs become valid.
t _{PPR}	Delay between V _{CC} (after power-on) and when Outputs become preset at "1".
t _{PR}	Delay between positive transition of Preset and when Outputs become valid at "1".
t _{PRH}	Width of preset input pulse.
t _{PRS}	Required delay between negative transition of Asynchronous Preset and the first positive transition of Clock.
t _{RH}	Required delay between positive transition of clock and the end of valid input data (F0–F7 as inputs), when jamming data into the State or Output registers in the Diagnostic Mode.

SYMBOL	PARAMETER
t _{RJH}	Required delay between positive transition of clock and return of input I10 or I11 from Diagnostic Mode (8V).
trus	Required delay between inputs I10 or I11 transition to Diagnostic Mode (8V), and when the output pins become available as inputs.
tsrd	Delay between input (112) transition to Logic mode and when the Outputs reflect the contents of the Output Register.
t _{SRE}	Delay between input I12 transition to Diagnostic Mode and when the Outputs reflect the contents of the State Register.
t _{VS}	Required delay between V _{CC} (after power-on) and negative transition of Clock preceding first reliable clock pulse.
f _{CLK}	Minimum guaranteed clock frequency (register toggle frequency)
f _{MAX}	Minimum guaranteed operating frequency.

TEST LOAD CIRCUITS



LOGIC PROGRAMMING

PLUS105-45 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SLICE and SNAP design software packages. Signetics' AMAZE design software may also be used to compile PLUS105 designs, however, the timing simulator does not reflect the actual performance of the device. ABEL™, CUPL™


ABEL is a trademark of Data I/O Corp.
CUPL is a trademark of Logical Devices, Inc.
PALASM is a registered trademark of AMD Corp.

and PALASM® 90 design software packages also support the PLUS105-45 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLUS105-45 logic designs can also be generated using the program table entry format, which is detailed on the following

VOLTAGE WAVEFORMS




pages. This program table entry format is supported by AMAZE and SLICE only. Both AMAZE and SLICE design packages are available, free of charge, to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

10

PLUS105-45


PRESET/OE OPTION - (P/E)




PROGRAMMING THE PLUS105-45:

The PLUS105—45 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


"AND" ARRAY - (I), (P)



"OR" ARRAY - (N), (F)



"COMPLEMENT" ARRAY - (C)



NOTES:

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates Tn.
- 2. Any gate Tn will be unconditionally inhibited if both the true and complement fuses of any input (I,P) are left intact.
- To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T_n (see flip-flop truth tables).
- 4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n.

PLUS105-45

PLUS105 PROGRAM TABLE


																						Т	<u>PR</u>	OGRAM TABLE E AND	NJ	nic	3	Т				0	<u> </u>				
						AM													_			-	-=	AND_		- —	_	╁-	-,=			<u> </u>	<u>n</u>				
1	PUI	RC	HA	SE	O	RDI	ER	#_											_				\vdash	INACTIVE , D	4			ĺ	_	_	CTIV	E		, 0	_		l
	SIG	NE	ETIC	CS	DE	VIC	E	#				CF	(XX	XX	9_				_				-	GENERATE ' A	4	С	_		\vdash	ET				Н	—	Ns,	Fr
(CUSTOMER SYMBOLIZED PART #										RESET L						_																				
1	TOTAL NUMBER OF PARTS											NO CHANGE																									
1	PR	OG	RA	M	TA	BLE	E												_					INACTIVE 0				├				OI					
ı	RE	٧																	_					i, P i H	4	L	Ps	<u> </u> -	=	=:					-		
1	DA.	ΤĒ																	_				_	i, P L	-	TIP	•	i	_	PRE	SET			· H	\dashv	P/E	
																						Т.	ᆫ	DON'T CARE				Ĺ	_						_		_
											ANI)													ļ					OP	AOIT IO		E)				
	I							11	4PU	T (In	٠,							PR	ESE	NT S	STAT	Œ (F	2.1	REMARKS		JEX.	T ST	ATE	(Na)	П			ΟU	TPUT	(Fr)		\neg
TERM	Cn	15	144	13	T 15	[11	l in	آة [ΓĀ	1 7	Ā	٦٠	[4]	- 3		- ₁ -1	-	š	 [_4]	3	اوا	1									77			4]			1-4
	\rightrightarrows						Ľ	Ľ	Ľ	+	Ĭ	Ŭ	1				Ĭ	Ĭ							Ľ	Ľ	Ľ			Ĭ			ᅼ		工	Ï	Ĭ
1 2	\dashv		_	⊢	-		╌	├	⊢		<u> </u>	-	 	\dashv			Н	H							-	┢	-								+	+	Н
3						<u>:</u>				-			\Box																	╛				\Rightarrow			口
5				├-	H	•	⊢	\vdash	⊢	<u>. </u>	<u> </u>	-	!	\dashv	_		-									-	$\vdash \vdash$	\dashv	\dashv	\dashv		\dashv		 -	+-	╁	Н
. 6									—																					╛				- :	土		П
7 8			_	┢	_	1	├—	-	-		<u> </u>	\vdash	-	\dashv	-	Н	Н	\vdash	\vdash	\vdash	\vdash	-	\dashv			\vdash	\vdash			ᅱ				- 1	+	+	\vdash
9	\Box			匚						T																\Box		\exists				士			士	1	口
10 11	\dashv		<u> </u>	⊢	-	.	├	₩	⊢	:	H	-	;	\dashv	-1		Н	Н							┡	₩	Н	\dashv	\dashv	ᅱ				 -	+	+	Н
12	二					<u> </u>							\Box :																	╛				\Rightarrow	土		口
13 14	\dashv		-	┢	├	<u>. </u>	ļ	-	<u> </u>		-						Н	Ш								├_		\dashv	-	\dashv	_	-	-		+	+	Н
15	〓					<u> </u>				_																			\equiv	╛		=			士		
16 17			_	-		1	<u> </u>		-	<u>. </u>	<u> </u>	_													_	\vdash	Щ	_	\dashv	4	\dashv			+	+		\vdash
18	二					.			_	:			•																	╛				÷	\pm	+-	\Box
19 20	_				L	-				1				\dashv				ĺ						***						\dashv		\dashv	\dashv	+	\mp	+	Н
21	╛			<u> </u>		-								\exists																		\dashv	廿	:	士	\pm	\Box
22				<u> </u>		-	\vdash	-		·			-												_						\Box	\dashv	\dashv	=	\mp	\perp	
24	寸	-											-							Н					Н		\vdash			┪		_	一	$\overline{}$	+		
25 26			-	-	⊢	1	<u> </u>	├	+-		\vdash	<u> </u>	-	\dashv												<u> </u>			\Box		\Box	\dashv	-	- +-	+	-	Н
27						•				ī																							一	- i	士		
28 29			<u> </u>	<u> </u>	\vdash	1	<u> </u>		ļ	1			1	_											_				\longrightarrow	_		\dashv		-		4	Н
30				\vdash		1				•								_					\vdash		┢	†-		\dashv	\dashv	┪	\vdash	┪	\dashv	•	+	T	Н
31 32					<u> </u>	-		Ι		•			-								\Box					ļ			\Box		\Box	\dashv	\dashv	-	Ŧ	\perp	\square
33						-	i –			•															<u> </u>	╁╌			\exists	\exists			\exists		\pm	+-	
34	\dashv						I																						\Box			\dashv	\dashv		Ţ.	\perp	
35 36			-	 		1		╁	•	1	\vdash						\vdash				\vdash				┢	╀─	Н	\exists	\dashv	\dashv	\exists	_	\dashv	÷	十	+	\vdash
37	_				L	•							•																\Box	\Box	\Box	_	\dashv		Ŧ	I	
38 39			-	 	╁	i	-	┼─	\vdash	.		-	 				-		-						┝	\vdash	Н	\dashv	\vdash	\dashv	\vdash	\dashv	\dashv	÷	+	+-	┼╌┫
40						-																							\Box	\exists		\Box	\dashv	-	\mp	ļ	
41 42	-		_	\vdash	⊢	:	\vdash	┢	╁─		-	H	├ :	\dashv	_	-	Н	Н			\vdash				┢	 		\dashv	\dashv	\dashv	\vdash	┪	\dashv	-	+	+	┼╌┫
43	\dashv									<u> </u>																					\Box	\rightrightarrows	_		\bot		
44 45	\dashv			-	-	 	 	 	⊢	1		╁	-	\dashv	_					-	\vdash		-			 	H	\dashv	\dashv	\dashv	\dashv		\dashv	-	+	+	Н
46	_					!				-			-	\Box				П											\Box		\Box	\exists	\dashv		丰	\top	口
47 DIM	-		-	\vdash	\vdash	i	\vdash	 	\vdash	i	H	 	 i	\dashv	-	\vdash	\vdash	نط	1		لــــا					Ц_	لــــا		1	\dashv	\vdash	\dashv		÷	+	+	┼┤
PIN NO.		20	21	22	23	24	25	26	27	2	3	4	5	6	7	8	9														10	11	12	13 1	5 10	5 17	18
VARIABLE																																					

NOTES:


- 1. The device is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exists in the table, shown BLANK instead for clarity.
- 2. Unused C_n, I_m, and P_s bits are normally programmed Don't Care (-).
- 3. Unused Transition Terms can be left blank for future code modification, or programmed as (-) for maximum speed.
- 4. Letters in variable fields are used as identifiers by logic type programmers.

PLUS105-45

SNAP RESOURCE SUMMARY DESIGNATIONS




RLUS:105++45




WRLUS105-45

28-PIN (300 mils wide) PLASTIC DUAL IN-LINE (N3) PACKAGE



PLUS105-45

28-PIN PLASTIC LEADED CHIP CARRIER (A) PACKAGE



PLUS105-45

DEFINITIONS									
Data Sheet Identification	Product Status	Definition							
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.							
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.							
Product Specification	Full Production	This data sheet contains Final Specifications. Signetics reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.							

Signetics reserves the right to make changes without notice in the products, including circuits, standard cells, and/or software, described or contained herein, in order to improve design and/or performance. Signetics assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Signetics makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Signetics Products are not designed for use in life support appliances, devices, or systems where malfunction of a Signetics Product can reasonably be expected to result in a personal injury. Signetics customers using or selling Signetics Products for use in such applications do so at their own risk, and agree to fully indemnify Signetics for any damages resulting from such improper use or sale.



a subsidiary of North American Philips Corporation

Signetics Company 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 408/991–2000 Signetics registers eligible circuits under the Semiconductor Chip Protection Act.
© 1991 Signetics Company All rights reserved. Printed in U.S.A.

98-7000-300

1186B/FP/4M/0691

024305 <u>½</u> _ _