

## General Purpose, 16-Bit Flash Microcontroller with XLP Technology Data Sheet

#### Analog Peripheral Features

- Up to Two 8-Bit Digital-to-Analog Converters (DAC):
  - Soft Reset disable function allows DAC to retain its output value through non-VDD Resets
  - Support for Idle mode
  - Support for left and right-justified input data
- Two Operational Amplifiers (Op Amps):
  - Differential inputs
  - Selectable power/speed levels:
    - Low power/low speed
    - High power/high speed
- Up to 22-Channel, 10/12-Bit Analog-to-Digital Converter:
  - 100k samples/second at 12-bit conversion rate (single Sample-and-Hold)
  - Auto-scan with Threshold Detect
  - Can operate during Sleep
  - Dedicated band gap reference and temperature sensor input
- Up to Three Rail-to-Rail Analog Comparators:
  - Programmable reference voltage for comparators
  - Band gap reference input
  - Flexible input multiplexing
  - Low-power or high-speed selection options
- Charge Time Measurement Unit (CTMU):
  - Capacitive measurement, up to 22 channels
  - Time measurement down to 200 ps resolution
  - Up to 16 external Trigger pairs
- Internal Temperature Sensor with Dedicated A/D Converter Input

#### Multiple/Single Capture Compare Peripheral (MCCP/SCCP) Features

- 16 or 32-Bit Time Base
- 16 or 32-Bit Capture
  - 4-Deep Capture Buffer
- 16 or 32-Bit Compare:
  - Single Edge Compare modes
  - Dual Edge Compare/PWM modes
  - Center-Aligned Compare mode
  - Variable Frequency Pulse mode
- Fully Asynchronous Operation, Available in Sleep modes
- Single Output Steerable mode (MCCP only)
- Brush DC Forward and Reverse modes (MCCP only)
- Half-Bridge with Dead-Time Delay (MCCP only)
- Push-Pull PWM mode (MCCP only)
- Auto-Shutdown with Programmable Source and Shutdown State
- Programmable Output Polarity

	Memory Peripherals																
Device	Pins	Flash Program (bytes)	SRAM (bytes)	EE Data (bytes)	Voltage Range (V)	16-Bit Timer	16-Bit MCCP/SCCP	MSSP	UART	12-Bit A/D Channels	8-Bit DAC	Op Amp	Comparators	CTMU	RTCC	CLC	ICD BRKPT
5V Devices																	
FV16KM204	44	16K	2K	512	2.0-5.5	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
FV16KM202	28	16K	2K	512	2.0-5.5	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
FV08KM204	44	8K	2K	512	2.0-5.5	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
FV08KM202	28	8K	2K	512	2.0-5.5	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
FV16KM104	44	16K	1K	512	2.0-5.5	1	1/1	1	1	22	—	_	1	Yes	—	1	3
FV16KM102	28	16K	1K	512	2.0-5.5	1	1/1	1	1	19	_	_	1	Yes	_	1	3
FV08KM102	28	8K	1K	512	2.0-5.5	1	1/1	1	1	19	_	-	1	Yes	-	1	3
FV08KM101	20	8K	1K	512	2.0-5.5	1	1/1	1	1	16	—		1	Yes		1	3
						3V	Devic	es			_						
F16KM204	44	16K	2K	512	1.8-3.6	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
F16KM202	28	16K	2K	512	1.8-3.6	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
F08KM204	44	8K	2K	512	1.8-3.6	1	3/2	2	2	22	2	2	3	Yes	Yes	2	3
F08KM202	28	8K	2K	512	1.8-3.6	1	3/2	2	2	19	2	2	3	Yes	Yes	2	3
F16KM104	44	16K	1K	512	1.8-3.6	1	1/1	1	1	22	—	_	1	Yes	_	1	3
F16KM102	28	16K	1K	512	1.8-3.6	1	1/1	1	1	19	_	—	1	Yes	—	1	3
F08KM102	28	8K	1K	512	1.8-3.6	1	1/1	1	1	19	_	—	1	Yes	—	1	3
F08KM101	20	8K	1K	512	1.8-3.6	1	1/1	1	1	16	_	—	1	Yes	—	1	3

#### **Special Microcontroller Features**

- Wide Operating Voltage Range Options:
  - 1.8V to 3.6V (PIC24F devices)
  - 2.0V to 5.0V (PIC24FV devices)
- · Selectable Power Management modes:
  - Idle: CPU shuts down, allowing for significant power reduction
  - Sleep: CPU and peripherals shut down for substantial power reduction and fast wake-up
  - Retention Sleep mode: PIC24FV devices can enter Sleep mode, employing the retention regulator, further reducing power consumption
  - Doze: CPU can run at a lower frequency than peripherals, a user-programmable feature
  - Alternate Clock modes allow on-the-fly switching to a lower clock speed for selective power reduction
- Fail-Safe Clock Monitor:
  - Detects clock failure and switches to on-chip, low-power RC oscillator
- Ultra Low-Power Wake-up Pin Provides an External Trigger for Wake from Sleep
- 10,000 Erase/Write Cycle Endurance Flash Program Memory, Typical
- 100,000 Erase/Write Cycle Endurance Data EEPROM, Typical
- Flash and Data EEPROM Data Retention: 20 Years
   Minimum
- Self-Programmable under Software Control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its Own On-Chip RC Oscillator for Reliable Operation
- On-Chip Regulator for 5V Operation
- · Selectable Windowed WDT Feature
- Selectable Oscillator Options including:
  - 4x Phase Locked Loop (PLL)
- 8 MHz (FRC) Internal RC Oscillator:
- HS/EC, high-speed crystal/resonator oscillator or external clock
- In-Circuit Serial Programming™ (ICSP™) and In-Circuit Emulation (ICE) via Two Pins
- In-Circuit Debugging
- Programmable High/Low-Voltage Detect (HLVD) module
- Programmable Brown-out Reset (BOR):
  - Software enable feature
  - Configurable shutdown in Sleep
  - Auto-configures power mode and sensitivity based on device operating speed
  - LPBOR available for re-arming of the POR

#### **High-Performance RISC CPU**

- Modified Harvard Architecture
- · Operating Speed:
  - DC 32 MHz clock input
  - 16 MIPS at 32 MHz clock input
- 8 MHz Internal Oscillator:
  - 4x PLL option
  - Multiple clock divide options
  - Fast start-up
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/Integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- · C Compiler Optimized Instruction Set Architecture
- 24-Bit-Wide Instructions
- 16-Bit-Wide Data Path
- Linear Program Memory Addressing, up to 6 Mbytes
- Linear Data Memory Addressing, up to 64 Kbytes
- Two Address Generation Units (AGUs) for Separate Read and Write Addressing of Data Memory

### **Peripheral Features**

- High-Current Sink/Source, 18 mA/18 mA All Ports
- Independent Ultra Low-Power, 32 kHz
   Timer Oscillator
- Up to Two Master Synchronous Serial Ports (MSSPs) with SPI and I<sup>2</sup>C<sup>™</sup> modes:
   In SPI mode:
  - User-configurable SCKx and SDOx pin outputs
  - Daisy-chaining of SPI slave devices
  - In I<sup>2</sup>C mode:
  - Serial clock synchronization (clock stretching)
  - Bus collision detection and will arbitrate accordingly
  - Support for 16-bit read/write interface
- Up to Two Enhanced Addressable UARTs:
  - LIN/J2602 bus support (auto-wake-up, Auto-Baud Detect, Break character support)
  - High and low speed (SCI)
  - IrDA<sup>®</sup> mode (hardware encoder/decoder function)
- Two External Interrupt Pins
- Hardware Real-Time Clock and Calendar (RTCC)
- Configurable Reference Clock Output (REFO)
- Two Configurable Logic Cells (CLC)
- Up to Two Single Output Capture/Compare/PWM (SCCP) modules and up to Three Multiple Output Capture/Compare/PWM (MCCP) modules

## **Pin Diagrams**

20-Pin SPDIP/SSOP/SOIC       RA5       1       20       VDD         RA0       2       19       VSs         RA1       3       18       RB15         RB0       4       17       RB13         RB2       6       15       RB12         RA3       8       0       13       RB9         RB4       9       13       RB9       RB4       10       11       RB7
--

		Pin Features				
Pin	PIC24F08KM101	PIC24FVKM08KM101				
1	MCLR/Vpp/RA5					
2	PGC2/CVREF+/VREF+/AN0/CN2/RA0					
3	PGD2/CVREF-/VREF-/AN1/CN3/RA1					
4	PGD1/AN2/CTCMP/ULPWU/C1IND/OC2A/CN4/RB0					
5	PGC1/AN3/C1INC/CTED12/CN5/RB1					
6	AN4/U1RX/TCKIB/CTED13/CN6/RB2					
7	OSCI/CLKI/AN13/C1INB/CN30/RA2					
8	OSCO/CLKO/AN14/C1INA/CN29/RA3					
9	PGD3/SOSCI/AN15/CLCINA/CN1/RB4					
10	PGC3/SOSCO/SCLKI/AN16/PWRLCLK/CLCINB/CN0/R	RA4				
11	AN19/U1TX/CTED1/INT0/CN23/RB7	AN19/U1TX/IC1/OC1A/CTED1/INT0/CN23/RB7				
12	AN20/SCL1/U1CTS/OC1B/CTED10/CN22/RB8					
13	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/CLC10/CTED4	I/CN21/RB9				
14	IC1/OC1A/INT2/CN8/RA6	VCAP OR VDDCORE				
15	AN12/HLVDIN/SCK1/OC1C/CTED2/CN14/RB12	AN12/HLVDIN/SCK1/OC1C/CTED2/INT2/CN14/RB12				
16	AN11/SDO1/OCFB/OC1D/CTPLS/CN13/RB13					
17	CVREF/AN10/SDI1/C1OUT/OCFA/CTED5/INT1/CN12/R	B14				
18	AN9/REFO/SS1/TCKIA/CTED6/CN11/RB15					
19	Vss/AVss					
20	Vdd/AVdd					

## Pin Diagrams (Continued)

	RB1 2 RB2 3 <b>PIC24F08KM101</b> RA2 4	<ul> <li>75</li> <li>78</li> &lt;</ul>				
Dia	Pin Feat	ures				
Pin	PIC24F08KM101	PIC24FV08KM101				
1	PGD1/AN2/CTCMP/ULPWU/C1IND/OC2A/CN4/RB0					
2	PGC1/AN3/C1INC/CTED12/CN5/RB1					
3	AN4/U1RX/TCKIB/CTED13/CN6/RB2					
4	OSCI/CLKI/AN13/C1INB/CN30/RA2					
5	OSCO/CLKO/AN14/C1INA/CN29/RA3					
6	PGD3/SOSCI/AN15/CLCINA/CN1/RB4					
7	PGC3/SOSCO/SCLKI/AN16/PWRLCLK/CLCINB/CN0/RA4					
8	AN19/U1TX/CTED1/INT0/CN23/RB7	N19/U1TX/IC1/OC1A/CTED1/INT0/CN23/RB7				
9	AN20/SCL1/U1CTS/OC1B/CTED10/CN22/RB8					
10	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/CLC10/CTED4/CN21/F	B9				
11	IC1/OC1A/INT2/CN8/RA6	CAP OR VDDCORE				
12	AN12/HLVDIN/SCK1/OC1C/CTED2/CN14/RB12	N12/HLVDIN/SCK1/OC1C/CTED2/INT2/CN14/RB12				
13	AN11/SDO1/OCFB/OC1D/CTPLS/CN13/RB13					
14	CVREF/AN10/SDI1/C1OUT/OCFA/CTED5/INT1/CN12/RB14					
15	AN9/REFO/SS1/TCKIA/CTED6/CN11/RB15					
16	Vss/AVss					
17	Vdd/AVdd					
18	MCLR/VPP/RA5	ICLR/Vpp/RA5				
19	PGC2/CVREF+ /VREF+/AN0/CN2/RA0 F	GC2/CVREF+ /VREF+/AN0/CN2/RA0				
20	PGD2/CVREF-/VREF-/AN1/CN3/RA1	GD2/CVREF-/VREF-/AN1/CN3/RA1				

## Pin Diagrams (Continued)

28-F	RA0       2       21         RA1       3       22         RA1       3       22         RB0       4       22         RB1       5       22         RB2       6       22         RB3       7       22         RB3       7       22         Vss       8       14       22         RA2       9       7       22         RA2       9       7       22         RA3       10       01       15         RB4       11       11       11         RA4       12       17       10         VDD       13       16	B       AVDD         7       AVSS         6       RB15         5       RB14         4       RB13         3       RB12         2       RB11         1       RB10         0       RA6 or VDDCORE         9       RA7         8       RB9         7       RB8         6       RB7         5       RB6					
Pin	Pin Fe	atures					
	PIC24FXXKMX02	PIC24FVXXKMX02					
1	MCLR/Vpp/RA5						
2	CVREF+/VREF+/DAC1REF+/AN0/C3INC/CN2/RA0						
3	CVREF-/VREF-/AN1/CN3/RA1 CVREF-/VREF-/AN1/RA1						
4	PGD1/AN2/CTCMP/ULPWU/C1IND/C2INB/C3IND/U2TX/CN4/RB0						
5	PGC1/OA1INA/OA2INA/AN3/C1INC/C2INA/U2RX/CTED12/CN5/RB1						
6	OA1INB/OA2INB/AN4/C1INB/C2IND/SDA2/U1RX/TCKIB/CTED13/CN6/RB2						
7	OA1OUT/AN5/C1INA/C2INC/SCL2/CN7/RB3						
8	Vss						
9	OSCI/CLKI/AN13/CN30/RA2						
10	OSCO/CLKO/AN14/CN29/RA3						
11	SOSCI/AN15/U2RTS/U2BCLK/CN1/RB4						
12	SOSCO/SCLKI/AN16/PWRLCLK/U2CTS/CN0/RA4						
13	VDD						
14	PGD3/AN17/ASDA1/ <mark>SCK2/IC4/</mark> OC1E/CLCINA/CN27/RB5						
15	PGC3/AN18/ASCL1/SDO2/IC5/OC1F/CLCINB/CN24/RB6	1					
16	AN19/U1TX/INT0/CN23/RB7	AN19/U1TX/C2OUT/OC1A/INT0/CN23/RB7					
17	AN20/SCL1/U1CTS/C3OUT/OC1B/CTED10/CN22/RB8						
18	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/OC4/CLC10/CTED4/CN	121/RB9					
19	SDI2/IC1/OC5/CLC2O/CTED3/CN9/RA7						
20	C2OUT/OC1A/CTED1/INT2/CN8/RA6	VCAP OR VDDCORE					
21	PGD2/SDI1/OC3A/OC1C/CTED11/CN16/RB10						
22	PGC2/SCK1/OC2A/CTED9/CN15/RB11						
23	DAC1OUT/AN12/HLVDIN/SS2/IC3/OC2B/CTED2/CN14/RB12 DAC1OUT/AN12/HLVDIN/SS2/IC3/OC2B/CTED2/INT2/CN14/ RB12						
24	OA1INC/OA2INC/AN11/SDO1/OCFB/OC3B/OC1D/CTPLS/CN13						
25	DAC2OUT/CVREF/OA1IND/OA2IND/AN10/C3INB/RTCC/C1OUT/						
26	DAC2REF+/OA2OUT/AN9/C3INA/REFO/SS1/TCKIA/CTED6/CN	11/RB15					
27	Vss/AVss						

Legend: Values in red indicate pin function differences between PIC24F(V)XXKM202 and PIC24F(V)XXKM102 devices.

#### **Pin Diagrams (Continued)**

	28-Pin QFN <sup>(1)</sup> 2827262524232 RB0 RB1 2 RB2 RB2 3 PIC24F16KMX0 RB3 4 Vss 5 RA2 6 RA3 7 8 9 10 11 12 13 14 5 7 8 9 10 11 12 13 14 5 8 9 10 11 12 13 14 5 8 8 9 10 11 12 13 14 5 8 8 8 8 8 8 8 8 8 8 8 8 8	22 21 RB13 20 RB12 22 19 RB11 18 RB10 17 RA6 or VDDCORE 16 RA7 15 RB9 4						
	R85 R85 R85 R87 R87 R87 R87 R87 R87 R87 R87 R87 R87							
Pin	Pin Features	Pin Features						
	PIC24FXXKMX02	PIC24FVXXKMX02						
1	PGD1/AN2/CTCMP/ULPWU/C1IND/C2INB/C3IND/U2TX/CN4/RE	B0						
2	PGC1/OA1INA/OA2INA/AN3/C1INC/C2INA/U2RX/CTED12/CN5/	j/RB1						
3	OA1INB/OA2INB/AN4/C1INB/C2IND/SDA2/U1RX/TCKIB/CTED1	13/CN6/RB2						
4	OA1OUT/AN5/C1INA/C2INC/SCL2/CN7/RB3							
5	Vss							
6	OSCI/CLKI/AN13/CN30/RA2							
7	OSCO/CLKO/AN14/CN29/RA3							
8	SOSCI/AN15/U2RTS/U2BCLK/CN1/RB4							
9	SOSCO/SCLKI/AN16/PWRLCLK/U2CTS/CN0/RA4							
10	VDD							
11	PGD3/AN17/ASDA1/ <mark>SCK2/IC4</mark> /OC1E/CLCINA/CN27/RB5							
12	PGC3/AN18/ASCL1/SDO2/IC5/OC1F/CLCINB/CN24/RB6							
13	AN19/U1TX/INT0/CN23/RB7	AN19/U1TX/C2OUT/OC1A/INT0/CN23/RB7						
14	AN20/SCL1/U1CTS/C3OUT/OC1B/CTED10/CN22/RB8							
15	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/OC4/CLC10/CTED4/CN	V21/RB9						
16	SDI2/IC1/OC5/CLC2O/CTED3/CN9/RA7							
17	C2OUT/OC1A/CTED1/INT2/CN8/RA6	VDDCORE/VCAP						
18	PGD2/SDI1/OC3A/OC1C/CTED11/CN16/RB10							
19								
20		DAC1OUT/AN12/HLVDIN/SS2/IC3/OC2B/CTED2/INT2/CN14/RB12						
21								
22								
23 24	DAC2REF+/OA2OUT/AN9/C3INA/REFO/SS1/TCKIA/CTED6/CN Vss	111/RB15						
24 25	VSS VDD							
25 26	MCLR/VPP/RA5							
20 27	CVREF+/VREF+/DAC1REF+/AN0/C3INC/CN2/RA0	CVREF+/VREF+/DAC1REF+/AN0/C3INC/CTED1/CN2/RA0						
41	CVREF-/VREF-/AN1/CN3/RA1	CVREF-/VREF-/AN1/CN3/RA1						
28								

**Note 1:** Exposed pad on underside of device is connected to Vss.

## Pin Diagrams (Continued)

	<b>.</b>	Pin Features					
44-Pin TQFP/QFN <sup>(1)</sup>	Pin	PIC24FXXKMX04	PIC24FVXXKMX04				
	1	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/OC4/	/CLC10/CTED4/CN21/RB9				
RB3 RB4 RB5 RB5 RB5 RB5 RB5 RB5 RB5 RB5 RB5 RB5	2	U1RX/ <mark>OC2C</mark> /CN18/RC6					
9 4 4 4 4 3 3 3 3 4 4 1 1 4 4 4 3 3 3 3 4 4 1 1 1 1	3	U1TX/ <mark>OC2D</mark> /CN17/RC7					
RB9 1 33 RB4	4	OC2E/CN20/RC8					
RC6         2         32         RA8           RC7         3         31         RA3	5	IC4/OC2F/CTED7/CN19/RC9					
RC7         3         31         RA3           RC8         4         30         RA2	6	IC1/OC5/CLC2O/CTED3/CN9/RA7					
RC9 5 PIC24FXXKMX04 29 Vss	7	C2OUT/OC1A/CTED1/INT2/CN8/RA6	VCAP or VDDCORE				
RA7 6 28 VDD RA6 7 27 RC2	8	PGD2/SDI1/OC1C/CTED11/CN16/RB10					
RB10 8 26 RC1	9	PGC2/SCK1/OC2A/CTED9/CN15/RB11					
RB11         9         25         RC0           RB12         10         24         RB3	10	DAC1OUT/AN12/HLVDIN/OC2B/CTED2/ CN14/RB12	DAC1OUT/AN12/HLVDIN/OC2B/CTED2/INT2 CN14/RB12				
RB13 11 23 RB2	11	OA1INC/OA2INC/AN11/SDO1/OC1D/CTPLS/					
1111           11111           11111	12	IC5/OC3A/CN35/RA10	CINIS/ILD IS				
410 315 700 700 700 700 700 700 700 700 700 70	13	IC3/OC3B/CTED8/CN36/RA11					
RA10 RA11 RB14 RB14 AVDD AVDD RA0 RB1 RB1 RB1 RB1	14		BINB/RTCC/C10UT/OCFA/CTED5/INT1/CN12/				
WCL	Ľ	RB14					
12	15	DAC2REF+/OA2OUT/AN9/C3INA/REFO/SS1	/TCKIA/CTED6/CN11/RB15				
	16	AVss					
	17	AVDD					
	18	MCLR/Vpp/RA5					
	19	CVREF+/VREF+/DAC1REF+/AN0/C3INC/CN2/ RA0	CVREF+/VREF+/DAC1REF+/AN0/C3INC/ CTED1/CN2/RA0				
	20	CVREF-/VREF-/AN1/CN3/RA1					
	21	PGD1/AN2/CTCMP/ULPWU/C1IND/C2INB/C	3IND/U2TX/CN4/RB0				
	22	PGC1/OA1INA/OA2INA/AN3/C1INC/C2INA/ U2RX/CTED12/CN5//RB1	OA1INA/OA2INA/AN3/C1INC/C2INA/U2RX/ CTED12/CN5/RB1				
	23	OA1INB/OA2INB/AN4/C1INB/C2IND/SDA2/T	CKIB/CTED13/CN6/RB2				
	24	OA1OUT/AN5/C1INA/C2INC/SCL2/CN7/RB3					
		AN6/CN32/RC0					
	26	AN7/CN31/RC1					
	27	AN8/CN10/RC2					
	28	VDD					
	29						
	30						
	31 32	OSCO/CLKO/AN14/CN29/RA3 OCFB/CN33/RA8					
	33 34	SOSCI/AN15/U2RTS/U2BCLK/CN1/RB4 SOSCO/SCLKI/AN16/PWRLCLK/U2CTS/CN0					
	-						
	35 36	SS2/CN34/RA9 SDI2/CN28/RC3					
		SD02/CN25/RC4					
• • • • • • • • • • •	37	SCK2/CN26/RC5					
Legend: Values in red indicate pin	39	Vss					
function differences between PIC24F(V)XXKM202 and	40	VDD					
PIC24F(V)XXKM1202 and PIC24F(V)XXKM102 devices.	40	PGD3/AN17/ASDA1/OC1E/CLCINA/CN27/RE	35				
<b>Note 1:</b> Exposed pad on underside of	41	PGC3/AN18/ASCL1/OC1F/CLCINB/CN24/RB					
		AN19/INT0/CN23/RB7	AN19/C2OUT/OC1A/INT0/CN23/RB7				
device is connected to Vss.							

## Pin Diagrams (Continued)

48-Pin UQFN <sup>(1)</sup>		Pin	Pin Features			
			PIC24FXXKMX04	PIC24FVXXKMX04		
ĉ	RBC RBC RC RC RC RC RC RC RC RA RC RA RC RA RC RC RC RC RC RC RC RC RC RC RC RC RC	1	AN21/SDA1/T1CK/U1RTS/U1BCLK/IC2/OC4/CLC10/CTED4/CN21/RB9			
	ϫϫϫϫϳͻͻͻϫϫϫϫϫ	2	U1RX/OC2C/CN18/RC6			
RB9 1	36 ∎8 8 4 8 8 4 8 4 8 4 8 8 8 8 8 8 8 8 8 8	3 RB4	U1TX/ <mark>OC2D</mark> /CN17/RC7			
RC6 2		RA8 4	OC2/CN20/RC8			
RC7 3 RC8 4		RA3 5	IC4/OC2F/CTED7/CN19/RC9			
RC9 5	32 m	RA2 1/c 6	IC1/OC5/CLC2O/CTED3/CN9/RA7			
RA7 6		/ss 7	VDDCORE OF VCAP	C2OUT/OC1A/CTED1/INT2/CN8/RA6		
RA6 7 n/c 8		/DD 8	n/c	n/c		
RB10 9 RB11 10		RC1 9	PGD2/SDI1/OC1C/CTED11/CN16/RB10			
RB12 <b>11</b>		RC0 RB3	PGC2/SCK1/OC2A/CTED9/CN15/RB11			
RB13 <b>12</b> ر	2 7 2 2 2 2 9 9 9 4 9 4 9 4 9 4 9 4 9 4 9 4	RB2 11	DAC1OUT/AN12/HLVDIN/OC2B/CTED2/ CN14/RB12	DAC1OUT/AN12/HLVDIN/OC2B/CTED2/ INT2/CN14/RB12		
		12	OA1INC/OA2INC/AN11/SDO1/OC1D/CTPLS			
01 4	Ra10 RB15 Vss/AVss Vss/AVss Voor/AVsp MCLR/RA5 RA0 RA0 RA1 RA1 RA1 RA1 RA1 RA1 RA1 RA1 RA1 RA1	13	C5/OC3A/CN35/RA10			
٥	N N N N N N N N N N N N N N N N N N N	14	IC3/OC3B/CTED8/CN36/RA11			
	<u>AC</u>	15	DAC2OUT/CVREF/OA1IND/OA2IND/AN10/C	3INB/RTCC/C1OUT/OCFA/CTED5/INT1/		
		-	CN12/RB14			
		16	DAC2REF+/OA2OUT/AN9/C3INA/REFO/SS1/TCKIA/CTED6/CN11/RB15			
		17	Vss/AVss			
		18	VDD/AVDD			
		19	MCLR/Vpp/RA5			
		20	n/c	1		
		21	CVREF+/VREF+/DAC1REF+/AN0/C3INC/ CN2/RA0	CVREF+/VREF+/DAC1REF+/AN0/C3INC/ CTED1/CN2/RA0		
		22	CVREF-/VREF-/AN1/CN3/RA1	CVREF-/VREF-/AN1/CN3/RA1		
		23	PGD1/AN2/CTCMP/ULPWU/C1IND/C2INB/C	C3IND/U2TX/CN4/RB0		
		24	PGC1/OA1INA/OA2INA/AN3/C1INC/C2INA/U			
		25	OA1INB/OA2INB/AN4/C1INB/C2IND/SDA2/ TCKIB/CTED13/CN6/RB2	AN4/C1INB/C2IND/SDA2/T5CK/ T4CK/CTED13/CN6/RB2		
		26	OA1OUT/AN5/C1INA/C2INC/SCL2/CN7/RB3	3		
		27	AN6/CN32/RC0			
		28	AN7/CN31/RC1			
		29	AN8/CN10/RC2			
		30	VDD			
		31	Vss			
		32				
		33	OSCI/AN13/CLKI/CN30/RA2			
		34	OSCO/CLKO/AN14/CN29/RA3			
		35 36	OCFB/CN33/RA8 SOSCI/AN15/ <mark>U2RTS</mark> /U2BCLK/CN1/RB4			
				0/044		
		37 38	SOSCO/SCLKI/AN16/PWRLCLK/U2CTS/CN SS2/CN34/RA9	0/17/44		
			SDI2/CN28/RC3			
		39 40	SD02/CN25/RC3 SD02/CN25/RC4			
		40	SCK2/CN26/RC5			
Leaend.	Values in red indicate pin	42	Vss			
	function differences between	43	VDD			
	PIC24F(V)XXKM202 and	44	n/c			
	PIC24F(V)XXKM102 devices		PGD3/AN17/ASDA1/OC1E/CLCINA/CN27/R	B5		
Note 1:	Exposed pad on underside of		PGC3/AN18/ASCL1/OC1F/CLCINB/CN24/RE			
	device is connected to Vss.	47	AN19/C2OUT/INT0/CN23/RB7	AN19/OC1A/INT0/CN23/RB7		

## **Table of Contents**

1.0	Device Overview	13
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	29
3.0	CPU	35
4.0	Memory Organization	41
5.0	Flash Program Memory	67
6.0	Data EEPROM Memory	73
7.0	Resets	79
8.0	Interrupt Controller	
9.0	Oscillator Configuration	121
10.0	Power-Saving Features	131
11.0	I/O Ports	137
12.0	Timer1	141
13.0	Capture/Compare/PWM/Timer Modules (MCCP and SCCP)	143
14.0	Master Synchronous Serial Port (MSSP)	159
15.0	Universal Asynchronous Receiver Transmitter (UART)	173
16.0	Real-Time Clock and Calendar (RTCC)	181
17.0	Configurable Logic Cell (CLC)	195
18.0	High/Low-Voltage Detect (HLVD)	207
19.0	12-Bit A/D Converter with Threshold Detect	209
20.0		
21.0	Dual Operational Amplifier Module	233
22.0		
23.0	Comparator Voltage Reference	239
24.0		
25.0	Special Features	249
26.0	Development Support	
27.0	Electrical Characteristics	
28.0	Packaging Information	
Appe	endix A: Revision History	323
Index	Χ	325
The I	Microchip Web Site	331
Cust	omer Change Notification Service	331
Cust	omer Support	331
Read	der Response	332
Prod	uct Identification System	333

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <a href="http://www.microchip.com">http://www.microchip.com</a>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

## 1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FV08KM101 PIC24F08KM101
- PIC24FV08KM102
- PIC24F08KM102
  PIC24F16KM102
- PIC24FV16KM102
- PIC24FV16KM104 PIC24F16KM104
- PIC24FV08KM202 PIC24F08KM202
- PIC24FV08KM204 PIC24F08KM204
- PIC24FV16KM202
- PIC24F16KM202
- PIC24FV16KM204 PIC24F16KM204

The PIC24FV16KM204 family introduces many new analog features to the extreme low-power Microchip devices. This is a 16-bit microcontroller family with a broad peripheral feature set and enhanced computational performance. This family also offers a new migration option for those high-performance applications which may be outgrowing their 8-bit platforms, but do not require the numerical processing power of a Digital Signal Processor (DSC).

## 1.1 Core Features

#### 1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC<sup>®</sup> Digital Signal Controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 16 Mbytes (program space) and 16 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32-bit by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as C
- Operational performance up to 16 MIPS

### 1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FV16KM204 family incorporate a range of features that can significantly reduce power consumption during operation. Key features include:

- On-the-Fly Clock Switching, to allow the device clock to be changed under software control to the Timer1 source or the internal, low-power RC oscillator during operation, allowing users to incorporate power-saving ideas into their software designs.
- Doze Mode Operation, when timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes, to allow the microcontroller to suspend all operations or selectively shut down its core while leaving its peripherals active with a single instruction in software.

## 1.1.3 OSCILLATOR OPTIONS AND FEATURES

The PIC24FV16KM204 family offers five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- Two Fast Internal oscillators (FRCs), one with a nominal 8 MHz output and the other with a nominal 500 kHz output. These outputs can also be divided under software control to provide clock speed as low as 31 kHz or 2 kHz.
- A Phase Locked Loop (PLL) frequency multiplier, available to the external oscillator modes and the 8 MHz FRC oscillator, which allows clock speeds of up to 32 MHz.
- A separate internal RC oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

### 1.1.4 EASY MIGRATION

The PIC24FV16KM204 family devices have two variants. The KM20X variant provides the full feature set of the device, while the KM10X offers a reduced peripheral set, allowing for the balance of features and cost (refer to Table 1-1). Both variants allow for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also helps in migrating to the next larger device. This is true when moving between devices with the same pin count, different die variants, or even moving from 20-pin or 28-pin devices to 44-pin/48-pin devices.

The PIC24F family is pin compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple to the powerful and complex, yet still selecting a Microchip device.

## 1.2 Other Special Features

- Communications: The PIC24FV16KM204 family incorporates a range of serial communication peripherals to handle a range of application requirements. There is an MSSP module which implements both SPI and I<sup>2</sup>C™ protocols, and supports both Master and Slave modes of operation for each. Devices also include one of two UARTs with built-in IrDA<sup>®</sup> encoders/decoders.
- Analog Features: Select members of the PIC24FV16KM204 family include two 8-bit Digital-to-Analog Converters which offer support in Idle mode, and left and right-justified input data, as well as up to two operational amplifiers with selectable power and speed modes.
- Real-Time Clock/Calendar (RTCC): This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- 12-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and faster sampling speed. The 16-deep result buffer can be used either in Sleep, to reduce power, or in Active mode to improve throughput.
- Charge Time Measurement Unit (CTMU) Interface: The PIC24FV16KM204 family includes the new CTMU interface module, which can be used for capacitive touch sensing, proximity sensing, and also for precision time measurement and pulse generation. The CTMU can also be connected to the operational amplifiers to provide active guarding, which provides increased robustness in the presence of noise in capacitive touch applications.

### 1.3 Details on Individual Family Members

Devices in the PIC24FV16KM204 family are available in 20-pin, 28-pin, 44-pin and 48-pin packages. The general block diagram for all devices is shown in Figure 1-1.

Members of the PIC24FV16KM204 family are available as both standard and high-voltage devices. High-voltage devices, designated with an "FV" in the part number (such as PIC24FV16KM204), accommodate an operating VDD range of 2.0V to 5.5V and have an on-board voltage regulator that powers the core. Peripherals operate at VDD.

Standard devices, designated by "F" (such as PIC24F16KM204), function over a lower VDD range of 1.8V to 3.6V. These parts do not have an internal regulator, and both the core and peripherals operate directly from VDD.

The PIC24FV16KM204 family may be thought of as two different device groups, both offering slightly different sets of features. These differ from each other in multiple ways:

- · The size of the Flash program memory
- · The number of external analog channels available
- · The number of Digital-to-Analog Converters
- · The number of operational amplifiers
- The number of analog comparators
- The presence of a Real-Time Clock and Calendar (RTCC)
- The number and type of CCP modules (i.e., MCCP vs. SCCP)
- The number of serial communication modules (both MSSPs and UARTs)
- The number of Configurable Logic Cell (CLC) modules.

The general differences between the different sub-families are shown in Table 1-1 and Table 1-2.

A list of the pin features available on the PIC24FV16KM204 family devices, sorted by function, is provided in Table 1-5.

TABLE 1-1: DEVICE FEATURES FOR THE PIC24F16KM204 FAMILY						
Features	PIC24F16KM204	PIC24F08KM204	PIC24F16KM202	PIC24F08KM202		
Operating Frequency		DC-3	2 MHz			
Program Memory (bytes)	16K	8K	16K	8K		
Program Memory (instructions)	5632	2816	5632	2816		
Data Memory (bytes)		20	)48			
Data EEPROM Memory (bytes)		5	12			
Interrupt Sources (soft vectors/NMI traps)		40 (	36/4)			
Voltage Range		1.8-	3.6V			
I/O Ports	PORTA< PORTB< PORTC	:15:0>	PORTA<7:0> PORTB<15:0>			
Total I/O Pins	38			24		
Timers	11 (One 16-Bit Timer, five MCCP/SCCP with up to two 16/32 tin			o 16/32 timers each)		
Capture/Compare/PWM modules MCCP SCCP	3 2					
Serial Communications MSSP UART	2 2					
Input Change Notification Interrupt	37		23			
12-Bit Analog-to-Digital Module (input channels)	22	22	19	19		
Analog Comparators			3			
8-Bit Digital-to-Analog Converters	2					
Operational Amplifiers	2					
Charge Time Measurement Unit (CTMU)	Yes					
Real-Time Clock and Calendar (RTCC)	Yes					
Configurable Logic Cell (CLC)	2					
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)					
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations					
Packages	44-Pin QFN/TQFP,28-Pin48-Pin UQFNSPDIP/SSOP/SOIC/QFI					

#### TABLE 1-2: DEVICE FEATURES FOR THE PIC24F16KM104 FAMILY


Features	PIC24F16KM104	PIC24F16KM102	PIC24F08KM102	PIC24F08KM101	
Operating Frequency		DC-3	2 MHz		
Program Memory (bytes)	16K	16K	8K	8K	
Program Memory (instructions)	5632	5632	2816	2816	
Data Memory (bytes)		10	)24		
Data EEPROM Memory (bytes)		5	12		
Interrupt Sources (soft vectors/NMI traps)		25 (2	21/4)		
Voltage Range		1.8-	3.6V		
I/O Ports	PORTA<11:0> PORTB<15:0> PORTC<9:0>	PORTA PORTB		PORTA<6:0> PORTB<15:12,9:7, 4,2:0>	
Total I/O Pins	38	24	ŀ	18	
Timers	(One 16-Bit Timer,		5 P with up to tw	vo 16/32 timers each)	
Capture/Compare/PWM modules MCCP SCCP			1		
Serial Communications MSSP UART			1		
Input Change Notification Interrupt	37	23	}	17	
12-Bit Analog-to-Digital Module (input channels)	22	19	)	16	
Analog Comparators			1		
8-Bit Digital-to-Analog Converters		_	_		
Operational Amplifiers		-	_		
Charge Time Measurement Unit (CTMU)		Y	es		
Real-Time Clock and Calendar (RTCC)	_				
Configurable Logic Cell (CLC)	1				
Resets (and delays)		on, Hardware Tra		, Illegal Opcode, tion Word Mismatch	
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	lode Variations	
Packages	44-Pin QFN/TQFP, 48-Pin UQFN	28-F SPDIP/SSOP		20-Pin SOIC/SSOP/SPDIP	

	R THE PIC24FV1									
Features	PIC24FV16KM204	PIC24FV08KM204	PIC24FV16KM202	PIC24FV08KM202						
Operating Frequency		DC-3	2 MHz							
Program Memory (bytes)	16K	8K	16K	8K						
Program Memory (instructions)	5632	2816	5632	2816						
Data Memory (bytes)		20	)48							
Data EEPROM Memory (bytes)		5	12							
Interrupt Sources (soft vectors/NMI traps)		40 (	36/4)							
Voltage Range		2.0-	5.5V							
I/O Ports	PORTA<1 <sup>-</sup> PORTB< PORTC-	:15:0>		RTA<7,5:0> RTB<15:0>						
Total I/O Pins	37 23									
Timers	(One 16-Bit Timer,		11 CP with up to tw	o 16/32 timers each)						
Capture/Compare/PWM modules MCCP SCCP	3 2									
Serial Communications MSSP UART			2 2							
Input Change Notification Interrupt	36			22						
12-Bit Analog-to-Digital Module (input channels)	22			19						
Analog Comparators			3							
8-Bit Digital-to-Analog Converters			2							
Operational Amplifiers			2							
Charge Time Measurement Unit (CTMU)		Y	<i>ï</i> es							
Real-Time Clock and Calendar (RTCC)	Yes									
Configurable Logic Cell (CLC)	2									
Resets (and delays)		on, Hardware Tra		, Illegal Opcode, tion Word Mismatch						
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations									
Packages	44-Pin QFI 48-Pin L			28-Pin SOP/SOIC/QFN						

#### TABLE 1-3: DEVICE FEATURES FOR THE PIC24FV16KM204 FAMILY

#### TABLE 1-4: DEVICE FEATURES FOR THE PIC24FV16KM104 FAMILY

Features	PIC24FV16KM104	PIC24FV16KM102	PIC24FV08KM102	PIC24FV08KM101
Operating Frequency		DC-3	2 MHz	
Program Memory (bytes)	16K	16K	8K	8K
Program Memory (instructions)	5632	5632	2816	2816
Data Memory (bytes)		10	)24	
Data EEPROM Memory (bytes)		5	12	
Interrupt Sources (soft vectors/NMI traps)		25 (	21/4)	
Voltage Range		2.0-	5.5V	
I/O Ports	PORTA<11:7,5:0> PORTB<15:0> PORTC<9:0>	PORTA< PORTB		PORTA<5:0> PORTB<15:12,9:7, 4,2:0>
Total I/O Pins	37	23	3	17
Timers	(One 16-Bit Timer,		5 P with up to tw	vo 16/32 timers each)
Capture/Compare/PWM modules MCCP SCCP			1	
Serial Communications MSSP UART			1	
Input Change Notification Interrupt	36	22	2	16
12-Bit Analog-to-Digital Module (input channels)	22	19	)	16
Analog Comparators			1	
8-Bit Digital-to-Analog Converters		-		
Operational Amplifiers		-	_	
Charge Time Measurement Unit (CTMU)		Y	es	
Real-Time Clock and Calendar (RTCC)		-		
Configurable Logic Cell (CLC)			1	
Resets (and delays)		on, Hardware Tra		, Illegal Opcode, tion Word Mismatch
Instruction Set	76 Base Inst	ructions, Multiple	e Addressing N	Iode Variations
Packages	44-Pin QFN/TQFP, 48-Pin UQFN	28-F SPDIP/SSOF		20-Pin SOIC/SSOP/SPDIP



#### TABLE 1-5: PIC24FV16KM204 FAMILY PINOUT DESCRIPTION

			F					FV					
		I	Pin Numb	er			F	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
AN0	2	2	27	19	21	2	2	27	19	21	Ι	ANA	A/D Analog Inputs
AN1	3	3	28	20	22	3	3	28	20	22	I	ANA	A/D Analog Inputs
AN2	4	4	1	21	23	4	4	1	21	23	I	ANA	A/D Analog Inputs
AN3	5	5	2	22	24	5	5	2	22	24	I	ANA	A/D Analog Inputs
AN4	6	6	3	23	25	6	6	3	23	25	I	ANA	A/D Analog Inputs
AN5	_	7	4	24	26	_	7	4	24	26	I	ANA	A/D Analog Inputs
AN6	_		_	25	27	_	—	—	25	27	I	ANA	A/D Analog Inputs
AN7	_	_	_	26	28		—	_	26	28	I	ANA	A/D Analog Inputs
AN8	_	_	_	27	29		—	_	27	29	I	ANA	A/D Analog Inputs
AN9	18	26	23	15	16	18	26	23	15	16	I	ANA	A/D Analog Inputs
AN10	17	25	22	14	15	17	25	22	14	15	I	ANA	A/D Analog Inputs
AN11	16	24	21	11	12	16	24	21	11	12	I	ANA	A/D Analog Inputs
AN12	15	23	20	10	11	15	23	20	10	11	Ι	ANA	A/D Analog Inputs
AN13	7	9	6	30	33	7	9	6	30	33	I	ANA	A/D Analog Inputs
AN14	8	10	7	31	34	8	10	7	31	34	I	ANA	A/D Analog Inputs
AN15	9	11	8	33	36	9	11	8	33	36	I	ANA	A/D Analog Inputs
AN16	10	12	9	34	37	10	12	9	34	37	I	ANA	A/D Analog Inputs
AN17	_	14	11	41	45		14	11	41	45	I	ANA	A/D Analog Inputs
AN18	_	15	12	42	46		15	12	42	46	I	ANA	A/D Analog Inputs
AN19	11	16	13	43	47	11	16	13	43	47	I	ANA	A/D Analog Inputs
AN20	12	17	14	44	48	12	17	14	44	48	Ι	ANA	A/D Analog Inputs
AN21	13	18	15	1	1	13	18	15	1	1	Ι	ANA	A/D Analog Inputs
ASCL1	_	15	12	42	46	-	15	12	42	46	I/O	I <sup>2</sup> C™	Alternate I2C1 Clock Input/Output
ASDA1	_	14	11	41	45	-	14	11	41	45	I/O	I <sup>2</sup> C	Alternate I2C1 Data Input/Output
AVDD	20	28	25	17	18	20	28	25	17	18	Р		A/D Supply Pins
AVss	19	27	24	16	17	19	27	24	16	17	Р		A/D Supply Pins
C1INA	8	7	4	24	26	8	7	4	24	26	Ι	ANA	Comparator 1 Input A (+)
C1INB	7	6	3	23	25	7	6	3	23	25	I	ANA	Comparator 1 Input B (-)
C1INC	5	5	2	22	24	5	5	2	22	24	I	ANA	Comparator 1 Input C (+)
C1IND	4	4	1	21	23	4	4	1	21	23	I	ANA	Comparator 1 Input D (-)

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I<sup>2</sup>C<sup>™</sup> = I<sup>2</sup>C/SMBus input buffer

DS33030A-page 20

Advance Information

PISSC1OUTC2INAC2INBC2INCC2INDC2OUTC3INAC3INBC3INCC3INDC3OUTC1C1OCLC2O	20-Pin PDIP/ SSOP/ SOIC	F 28-Pin PDIP/ SSOP/	F Pin Numb	er				FV					
PI SS S C1OUT C2INA C2INB C2INC C2IND C2OUT C3INA C3INB C3INC C3IND C3IND C3OUT CLC10 CLC20	PDIP/ SSOP/ SOIC	28-Pin PDIP/		er		Pin Number							
PI SS S C1OUT C2INA C2INB C2INC C2IND C2OUT C3INA C3INB C3INC C3IND C3IND C3OUT CLC10 CLC20	PDIP/ SSOP/ SOIC	PDIP/	00 D'a				F	Pin Numb	er				
C2INA C2INB C2INC C2IND C2OUT C3INA C3INB C3INC C3IND C3OUT CLC10 CLC20	17	SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
C2INB C2INC C2IND C2OUT C3INA C3INB C3INC C3IND C3OUT CLC1O CLC2O		25	22	14	15	17	25	22	14	15	0	_	Comparator 1 Output
C2INC C2IND C2OUT C3INA C3INB C3INC C3IND C3OUT CLC10 CLC20	—	5	2	22	24		5	2	22	24	I	ANA	Comparator 2 Input A (+)
C2IND C2OUT C3INA C3INB C3INC C3IND C3OUT CLC1O CLC2O	_	4	1	21	23		4	1	21	23	I	ANA	Comparator 2 Input B (-)
C2OUT C3INA C3INB C3INC C3IND C3OUT CLC1O CLC2O	_	7	4	24	26		7	4	24	26	I	ANA	Comparator 2 Input C (+)
C3INA C3INB C3INC C3IND C3OUT CLC10 CLC20	_	6	3	23	25		6	3	23	25	I	ANA	Comparator 2 Input D (-)
C3INB C3INC C3IND C3OUT CLC10 CLC20	_	20	17	7	7		16	13	43	47	0	_	Comparator 2 Output
C3INC C3IND C3OUT CLC10 CLC20	_	26	23	15	16		26	23	15	16	I	ANA	Comparator 3 Input A (+)
C3IND C3OUT CLC10 CLC20	_	25	22	14	15		25	22	14	15	I	ANA	Comparator 3 Input B (-)
C3OUT CLC1O CLC2O	_	2	27	19	21		2	27	19	21	I	ANA	Comparator 3 Input C (+)
CLC10 CLC20	_	4	1	21	23		4	1	21	23	I	ANA	Comparator 3 Input D (-)
CLC2O	_	17	14	44	48		17	14	44	48	0	_	Comparator 3 Output
	13	18	15	1	1	13	18	15	1	1	0	_	CLC 1 Output
	_	19	16	6	6		19	16	6	6	0	_	CLC 2 Output
CLCINA	9	14	11	41	45	9	14	11	41	45	I	ST	CLC External Input A
CLCINB	10	15	12	42	46	10	15	12	42	46	I	ST	CLC External Input B
CLKI	7	9	6	30	33	7	9	6	30	33	I	ANA	Primary Clock Input
CLKO	8	10	7	31	34	8	10	7	31	34	0	_	System Clock Output
CN0	10	12	9	34	37	10	12	9	34	37	Ι	ST	Interrupt-on-Change Inputs
CN1	9	11	8	33	36	9	11	8	33	36	Ι	ST	Interrupt-on-Change Inputs
CN2	2	2	27	19	21	2	2	27	19	21	Ι	ST	Interrupt-on-Change Inputs
CN3	3	3	28	20	22	3	3	28	20	22	Ι	ST	Interrupt-on-Change Inputs
CN4	4	4	1	21	23	4	4	1	21	23	Ι	ST	Interrupt-on-Change Inputs
CN5	5	5	2	22	24	5	5	2	22	24	I	ST	Interrupt-on-Change Inputs
CN6	6	6	3	23	25	6	6	3	23	25	Ι	ST	Interrupt-on-Change Inputs
CN7	_	7	4	24	26		7	4	24	26	Ι	ST	Interrupt-on-Change Inputs
CN8	14	20	17	7	7	_		_	_		Ι	ST	Interrupt-on-Change Inputs
CN9	_	19	16	6	6	_	19	16	6	6	Ι	ST	Interrupt-on-Change Inputs
CN10	_	—	—	27	29		—		27	29	Ι	ST	Interrupt-on-Change Inputs
CN11	18	26	23	15	16	18	26	23	15	16	Ι	ST	Interrupt-on-Change Inputs
CN12		25	22	14	15	17	25	22	14	15		ST	Interrupt-on-Change Inputs

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I<sup>2</sup>C<sup>™</sup> = I<sup>2</sup>C/SMBus input buffer

PIC24FV16KM204 FAMILY

			F					FV					
			Pin Numb	er			I	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
CN13	16	24	21	11	12	16	24	21	11	12	I	ST	Interrupt-on-Change Inputs
CN14	15	23	20	10	11	15	23	20	10	11	I	ST	Interrupt-on-Change Inputs
CN15	_	22	19	9	10	_	22	19	9	10	I	ST	Interrupt-on-Change Inputs
CN16	_	21	18	8	9	_	21	18	8	9	I	ST	Interrupt-on-Change Inputs
CN17	_	_		3	3	_			3	3	I	ST	Interrupt-on-Change Inputs
CN18	_	_		2	2	_	_	_	2	2	I	ST	Interrupt-on-Change Inputs
CN19	—	—		5	5	—	_		5	5	I	ST	Interrupt-on-Change Inputs
CN20	—	—		4	4	—	_		4	4	I	ST	Interrupt-on-Change Inputs
CN21	13	18	15	1	1	13	18	15	1	1	I	ST	Interrupt-on-Change Inputs
CN22	12	17	14	44	48	12	17	14	44	48	I	ST	Interrupt-on-Change Inputs
CN23	11	16	13	43	47	11	16	13	43	47	Ι	ST	Interrupt-on-Change Inputs
CN24	_	15	12	42	46	_	15	12	42	46	Ι	ST	Interrupt-on-Change Inputs
CN25	_	_		37	40	_			37	40	I	ST	Interrupt-on-Change Inputs
CN26	_	_		38	41	_			38	41	I	ST	Interrupt-on-Change Inputs
CN27	_	14	11	41	45	_	14	11	41	45	I	ST	Interrupt-on-Change Inputs
CN28	_	_		36	39	_			36	39	I	ST	Interrupt-on-Change Inputs
CN29	8	10	7	31	34	8	10	7	31	34	I	ST	Interrupt-on-Change Inputs
CN30	7	9	6	30	33	7	9	6	30	33	I	ST	Interrupt-on-Change Inputs
CN31	_	_		26	28	_			26	28	I	ST	Interrupt-on-Change Inputs
CN32	_			25	27				25	27	I	ST	Interrupt-on-Change Inputs
CN33	_			32	35				32	35	I	ST	Interrupt-on-Change Inputs
CN34	_			35	38				35	38	I	ST	Interrupt-on-Change Inputs
CN35	_	_	_	12	13	_	_	_	12	13	I	ST	Interrupt-on-Change Inputs
CN36	_			13	14				13	14	I	ST	Interrupt-on-Change Inputs
CTCMP	4	4	1	21	23	4	4	1	21	23	I	ANA	CTMU Comparator Input

PIC24FV16KM204 FAMILY

**Legend:** ANA = Analog level input/output, ST = Schmitt Trigger input buffer,  $I^2C^{TM} = I^2C/SMBus$  input buffer

						ESCRIP	``		,			1	
			F					FV					
		I	Pin Numb	er			I	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
CTED1	11	20	17	7	7	11	2	27	19	21	I	ST	CTMU Trigger Edge Inputs
CTED2	15	23	20	10	11	15	23	20	10	11	Ι	ST	CTMU Trigger Edge Inputs
CTED3	_	19	16	6	6		19	16	6	6	I	ST	CTMU Trigger Edge Inputs
CTED4	13	18	15	1	1	13	18	15	1	1	I	ST	CTMU Trigger Edge Inputs
CTED5	17	25	22	14	15	17	25	22	14	15	I	ST	CTMU Trigger Edge Inputs
CTED6	18	26	23	15	16	18	26	23	15	16	I	ST	CTMU Trigger Edge Inputs
CTED7			_	5	5		_		5	5	I	ST	CTMU Trigger Edge Inputs
CTED8			_	13	14		_		13	14	I	ST	CTMU Trigger Edge Inputs
CTED9	_	22	19	9	10		22	19	9	10	I	ST	CTMU Trigger Edge Inputs
CTED10	12	17	14	44	48	12	17	14	44	48	I	ST	CTMU Trigger Edge Inputs
CTED11	_	21	18	8	9		21	18	8	9	I	ST	CTMU Trigger Edge Inputs
CTED12	5	5	2	22	24	5	5	2	22	24	Ι	ST	CTMU Trigger Edge Inputs
CTED13	6	6	3	23	25	6	6	3	23	25	Ι	ST	CTMU Trigger Edge Inputs
CTPLS	16	24	21	11	12	16	24	21	11	12	0	_	CTMU Pulse Output
CVREF	17	25	22	14	15	17	25	22	14	15	0	ANA	Comparator Voltage Reference Output
CVREF+	2	2	27	19	21	2	2	27	19	21	Ι	ANA	Comparator Voltage Reference Positive Input
CVREF-	3	3	28	20	22	3	3	28	20	22	Ι	ANA	Comparator Voltage Reference Negative Input
DAC1OUT	_	23	20	10	11	—	23	20	10	11	0	ANA	DAC1 Output
DAC1REF+	_	2	27	19	21	—	2	27	19	21	Ι	ANA	DAC1 Positive Voltage Reference Input
DAC2OUT	_	25	22	14	15	—	25	22	14	15	0	ANA	DAC2 Output
DAC2REF+	_	26	23	15	16	—	26	23	15	16	Ι	ANA	DAC2 Positive Voltage Reference Input
HLVDIN	15	23	20	10	11	15	23	20	10	11	Ι	ANA	External High/Low-Voltage Detect Input
IC1	14	19	16	6	6	11	19	16	6	6	Ι	ST	MCCP1 Input Capture Input
IC2	13	18	15	1	1	13	18	15	1	1	Ι	ST	MCCP2 Input Capture Input
IC3	—	23	20	13	14	_	23	20	13	14	Ι	ST	MCCP3 Input Capture Input
IC4	—	14	11	5	5	_	14	11	5	5	Ι	ST	SCCP4 Input Capture Input
IC5	—	15	12	12	13	—	15	12	12	13	Ι	ST	SCCP5 Input Capture Input
INT0	11	16	13	43	47	11	16	13	43	47	Ι	ST	External Interrupt 0 Input
INT1	17	25	22	14	15	17	25	22	14	15	Ι	ST	External Interrupt 1 Input
INT2	14	20	17	7	7	15	23	20	10	11	Ι	ST	External Interrupt 2 Input

PIC24FV16KM204 FAMILY

			F					FV					
		F	Pin Numb	er			I	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
MCLR	1	1	26	18	19	1	1	26	18	19	I	ST	Master Clear (Device Reset) Input (active-low
OA1INA	_	5	2	22	24	—	5	2	22	24	I	ANA	Op Amp 1 Input A
OA1INB	_	6	3	23	25	—	6	3	23	25	I	ANA	Op Amp 1 Input B
OA1INC	_	24	21	11	12	—	24	21	11	12	I	ANA	Op Amp 1 Input C
OA1IND	_	25	22	14	15	—	25	22	14	15	I	ANA	Op Amp 1 Input D
OA1OUT	_	7	4	24	26	_	7	4	24	26	0	ANA	Op Amp 1 Analog Output
OA2INA	_	5	2	22	24	—	5	2	22	24	I	ANA	Op Amp 2 Input A
OA2INB	_	6	3	23	25	—	6	3	23	25	I	ANA	Op Amp 2 Input B
OA2INC	_	24	21	11	12	—	24	21	11	12	I	ANA	Op Amp 2 Input C
OA2IND	_	25	22	14	15	_	25	22	14	15	I	ANA	Op Amp 2 Input D
OA2OUT	_	26	23	15	16	_	26	23	15	16	0	ANA	Op Amp 2 Analog Output
OC1A	14	20	17	7	7	11	16	13	43	47	0	_	MCCP1 Output Compare A
OC1B	12	17	14	44	48	12	17	14	44	48	0	—	MCCP1 Output Compare B
OC1C	15	21	18	8	9	15	21	18	8	9	0	—	MCCP1 Output Compare C
OC1D	16	24	21	11	12	16	24	21	11	12	0	_	MCCP1 Output Compare D
OC1E	_	14	11	41	45		14	11	41	45	0	—	MCCP1 Output Compare E
OC1F	_	15	12	42	46		15	12	42	46	0	—	MCCP1 Output Compare F
OC2A	4	22	19	9	10	4	22	19	9	10	0		MCCP2 Output Compare A
OC2B	_	23	20	10	11		23	20	10	11	0		MCCP2 Output Compare B
OC2C	_			2	2				2	2	0		MCCP2 Output Compare C
OC2D	_	_	—	3	3	_			3	3	0	_	MCCP2 Output Compare D
OC2E	_	_	—	4	4	_			4	4	0	_	MCCP2 Output Compare E
OC2F	_		—	5	5	_	_	_	5	5	0	_	MCCP2 Output Compare F
OC3A	_	21	18	12	13	_	21	18	12	13	0	_	MCCP3 Output Compare A
OC3B	_	24	21	13	14	_	24	21	13	14	0	_	MCCP3 Output Compare B
OC4	_	18	15	1	1	_	18	15	1	1	0	_	SCCP4 Output Compare
OC5	_	19	16	6	6	_	19	16	6	6	0	_	SCCP5 Output Compare
OCFA	17	25	22	14	15	17	25	22	14	15	I	ST	MCCP/SCCP Output Compare Fault Input A
OCFB	16	24	21	32	35	16	24	21	32	35	1	ST	MCCP/SCCP Output Compare Fault Input B

Legend: ANA = Analog level input/output, ST = Schmitt Trigger input buffer, I<sup>2</sup>C<sup>™</sup> = I<sup>2</sup>C/SMBus input buffer

DS33030A-page 24

Advance Information

			F					FV					
		I	Pin Numb	er			I	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
OSCI	7	9	6	30	33	7	9	6	30	33	Ι	ANA	Primary Oscillator Input
OSCO	8	10	7	31	34	8	10	7	31	34	0	ANA	Primary Oscillator Output
PGC1	5	5	2	22	24	5	5	2	22	24	I/O	ST	ICSP Clock 1
PGD1	4	4	1	21	23	4	4	1	21	23	I/O	ST	ICSP Data 1
PGC2	2	22	19	9	10	2	22	19	9	10	I/O	ST	ICSP Clock 2
PGD2	3	21	18	8	9	3	21	18	8	9	I/O	ST	ICSP Data 2
PGC3	10	15	12	42	46	10	15	12	42	46	I/O	ST	ICSP Clock 3
PGD3	9	14	11	41	45	9	14	11	41	45	I/O	ST	ICSP Data 3
PWRLCLK	10	12	9	34	37	10	12	9	34	37	I	ST	RTCC Power Line Clock Input
RA0	2	2	27	19	21	2	2	27	19	21	I/O	ST	PORTA Pins
RA1	3	3	28	20	22	3	3	28	20	22	I/O	ST	PORTA Pins
RA2	7	9	6	30	33	7	9	6	30	33	I/O	ST	PORTA Pins
RA3	8	10	7	31	34	8	10	7	31	34	I/O	ST	PORTA Pins
RA4	10	12	9	34	37	10	12	9	34	37	I/O	ST	PORTA Pins
RA5	1	1	26	18	19	1	1	26	18	19	I/O	ST	PORTA Pins
RA6	14	20	17	7	7	_	_		_	_	I/O	ST	PORTA Pins
RA7	_	19	16	6	6	_	19	16	6	6	I/O	ST	PORTA Pins
RA8	_	_	—	32	35	_	—		32	35	I/O	ST	PORTA Pins
RA9	_	_	_	35	38	_	_		35	38	I/O	ST	PORTA Pins
RA10	_	_	_	12	13	_	_		12	13	I/O	ST	PORTA Pins
RA11	_	_	—	13	14	_	—		13	14	I/O	ST	PORTA Pins
RB0	4	4	1	21	23	4	4	1	21	23	I/O	ST	PORTB Pins
RB1	5	5	2	22	24	5	5	2	22	24	I/O	ST	PORTB Pins
RB2	6	6	3	23	25	6	6	3	23	25	I/O	ST	PORTB Pins
RB3	_	7	4	24	26	—	7	4	24	26	I/O	ST	PORTB Pins
RB4	9	11	8	33	36	9	11	8	33	36	I/O	ST	PORTB Pins
RB5	_	14	11	41	45	_	14	11	41	45	I/O	ST	PORTB Pins
RB6	_	15	12	42	46	—	15	12	42	46	I/O	ST	PORTB Pins
RB7	11	16	13	43	47	11	16	13	43	47	I/O	ST	PORTB Pins
RB8	12	17	14	44	48	12	17	14	44	48	I/O	ST	PORTB Pins

			F					FV					
		I	Pin Numb	er			I	Pin Numb	er				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
RB9	13	18	15	1	1	13	18	15	1	1	I/O	ST	PORTB Pins
RB10	_	21	18	8	9	_	21	18	8	9	I/O	ST	PORTB Pins
RB11	_	22	19	9	10	_	22	19	9	10	I/O	ST	PORTB Pins
RB12	15	23	20	10	11	15	23	20	10	11	I/O	ST	PORTB Pins
RB13	16	24	21	11	12	16	24	21	11	12	I/O	ST	PORTB Pins
RB14	17	25	22	14	15	17	25	22	14	15	I/O	ST	PORTB Pins
RB15	18	26	23	15	16	18	26	23	15	16	I/O	ST	PORTB Pins
RC0	_	_	_	25	27		_	_	25	27	I/O	ST	PORTC Pins
RC1	_	_	_	26	28		_	_	26	28	I/O	ST	PORTC Pins
RC2	_	_	_	27	29		_	_	27	29	I/O	ST	PORTC Pins
RC3	_	_	_	36	39		_	_	36	39	I/O	ST	PORTC Pins
RC4	_	_	_	37	40		_	_	37	40	I/O	ST	PORTC Pins
RC5	_	_	_	38	41		_	_	38	41	I/O	ST	PORTC Pins
RC6	_	_	_	2	2		_	_	2	2	I/O	ST	PORTC Pins
RC7	_	_	_	3	3		_	_	3	3	I/O	ST	PORTC Pins
RC8	_	_	_	4	4		_	_	4	4	I/O	ST	PORTC Pins
RC9	_	_	_	5	5		_	_	5	5	I/O	ST	PORTC Pins
REFO	18	26	23	15	16	18	26	23	15	16	0	_	Reference Clock Output
RTCC	_	25	22	14	15		25	22	14	15	0		Real-Time Clock/Calendar Output
SCK1	15	22	19	9	10	15	22	19	9	10	I/O	ST	MSSP1 SPI Clock
SDI1	17	21	18	8	9	17	21	18	8	9	Ι	ST	MSSP1 SPI Data Input
SDO1	16	24	21	11	12	16	24	21	11	12	0	_	MSSP1 SPI Data Output
SS1	18	26	23	15	16	18	26	23	15	16	Ι	ST	MSSP1 SPI Slave Select Input
SCK2	—	14	11	38	41	_	14	11	38	41	I/O	ST	MSSP2 SPI Clock
SDI2	_	19	16	36	39		19	16	36	39	Ι	ST	MSSP2 SPI Data Input
SDO2		15	12	37	40		15	12	37	40	0		MSSP2 SPI Data Output
SS2	—	23	20	35	38		23	20	35	38	I	ST	MSSP2 SPI Slave Select Input

TADLE 1-5.			F			_	- (	FV	- /				
			Pin Numb	or				Pin Numb	or				
Function	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	20-Pin PDIP/ SSOP/ SOIC	28-Pin PDIP/ SSOP/ SOIC	28-Pin QFN	44-Pin QFN/ TQFP	48-Pin UQFN	I/O	Buffer	Description
SCL1	12	17	14	44	48	12	17	14	44	48	I/O	I2C	MSSP1 I <sup>2</sup> C Clock
SDA1	13	18	15	1	1	13	18	15	1	1	I/O	I2C	MSSP1 I <sup>2</sup> C Data
SCL2	—	7	4	24	26	_	7	4	24	26	I/O	I2C	MSSP2 I <sup>2</sup> C Clock
SDA2	—	6	3	23	25	_	6	3	23	25	I/O	I2C	MSSP2 I <sup>2</sup> C Data
SCLKI	10	12	9	34	37	10	12	9	34	37	Ι	ST	Secondary Clock Digital Input
SOSCI	9	11	8	33	36	9	11	8	33	36	Ι	ANA	Secondary Oscillator Input
SOSCO	10	12	9	34	37	10	12	9	34	37	Ι	ANA	Secondary Oscillator Output
T1CK	13	18	15	1	1	13	18	15	1	1	Ι	ST	Timer1 Digital Input Cock
TCKIA	18	26	23	15	16	18	26	23	15	16	Ι	ST	MCCP/SCCP Time Base Clock Input A
TCKIB	6	6	3	23	25	6	6	3	23	25	Ι	ST	MCCP/SCCP Time Base Clock Input B
U1CTSN	12	17	14	44	48	12	17	14	44	48	Ι	ST	UART1 Clear-to-Send Input
U1RTS	13	18	15	1	1	13	18	15	1	1	0	_	UART1 Request-to-Send Output
U1BCLK	13	18	15	1	1	13	18	15	1	1	0	—	UART1 16x Baud Rate Clock Output
U1RX	6	6	3	2	2	6	6	3	2	2	-	ST	UART1 Receive
U1TX	11	16	13	3	3	11	16	13	3	3	0	—	UART1 Transmit
U2CTSN	-	12	9	34	37	-	12	9	34	37	Ι	ST	UART2 Clear-to-Send Input
U2RTS	-	11	8	33	36	-	11	8	33	36	0	-	UART2 Request-to-Send Output
U2BCLK	13	18	15	1	1	13	18	15	1	1	0	-	UART2 16x Baud Rate Clock Output
U2RX	-	5	2	22	24	-	5	2	22	24	-	ST	UART2 Receive
U2TX	-	4	1	21	23	-	4	1	21	23	0	-	UART2 Transmit
ULPWU	4	4	1	21	23	4	4	1	21	23	-	ANA	Ultra Low-Power Wake-up Input
VCAP	-	-	-	-	-	14	20	17	7	7	Р	-	Regulator External Filter Capacitor Connection
Vdd	20	28	25	17,28,28	18,30,30	20	28	25	17,28,28	18,30,30	Ρ	-	Device Positive Supply Voltage
VDDCORE	-	-	-	-	-	14	20	17	7	7	Р	-	Microcontroller Core Supply Voltage
VPP	1	1	26	18	19	1	1	26	18	19	Р	-	High-Voltage Programming Pin
VREF+	2	2	27	19	21	2	2	27	19	21	Ι	ANA	A/D Reference Voltage Positive Input
VREF-	3	3	28	20	22	3	3	28	20	22	Ι	ANA	A/D Reference Voltage Negative Input
Vss	19	27	24	16,29,29	17,31,31	19	27	24	16,29,29	17,31,31	Р	-	Device Ground Return Voltage

PIC24FV16KM204 FAMILY

NOTES:

FIGURE 2-1:

C1

C6<sup>(2)</sup>

## 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

### 2.1 Basic Connection Requirements

Getting started with the PIC24FV16KM204 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- VCAP pins (see Section 2.4 "Voltage Regulator Pin (VCAP)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

**Note:** The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

## VDD R1 R2 MINIMUM CONNECTIONS

PIC24FV16KM204

RECOMMENDED

VCAP

Vdd

Vss

/SS

C4<sup>(2)</sup>

9

(1)

#### Key (all values are recommendations):

C5<sup>(2)</sup>

AVDD

AVSS

C1 through C6: 0.1 µF, 20V ceramic

Vss

VDD

C7: 10 µF, 16V tantalum or ceramic

R1: 10 kΩ

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pin (VCAP)" for an explanation of VCAP pin connections.
  - 2: The example shown is for a PIC24F device with five VDD/Vss and AVDD/AVss pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

© 2013 Microchip Technology Inc.

## 2.2 Power Supply Pins

#### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1  $\mu$ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1  $\mu$ F in parallel with 0.001  $\mu$ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

#### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu F$  to 47  $\mu F$ .


## 2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the  $\overline{\text{MCLR}}$  pin should be placed within 0.25 inch (6 mm) of the pin.

#### FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



#### 2.4 Voltage Regulator Pin (VCAP)


Note:	This	section	appli	es	or	ıly	to
	PIC24	FV16KM	devices	with	an	on-	chip
	voltage	e regulato	r.				

Some of the PIC24FV16KM devices have an internal voltage regulator. These devices have the voltage regulator output brought out on the VCAP pin. On the PIC24F K devices with regulators, a low-ESR (< 5 $\Omega$ ) capacitor is required on the VCAP pin to stabilize the voltage regulator output. The VCAP pin must not be connected to VDD and must use a capacitor of 10  $\mu$ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 27.0** "**Electrical Characteristics**" for additional information. Refer to Section 27.0 "Electrical Characteristics" for information on VDD and VDDCORE.

#### FIGURE 2-3: FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED VCAP



#### TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 µF	±10%	16V	-55 to +125°C
TDK	C3216X5R1C106K	10 µF	±10%	16V	-55 to +85°C
Panasonic	ECJ-3YX1C106K	10 µF	±10%	16V	-55 to +125°C
Panasonic	ECJ-4YB1C106K	10 µF	±10%	16V	-55 to +85°C
Murata	GRM32DR71C106KA01L	10 µF	±10%	16V	-55 to +125°C
Murata	GRM31CR61C106KC31L	10 µF	±10%	16V	-55 to +85°C

## 2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.


Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.

Typical low-cost, 10  $\mu$ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex:  $\pm 15\%$  over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of  $\pm 22\%/-82\%$ . Due to the extreme temperature tolerance, a 10 µF nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for X7R type capacitors is shown in Figure 2-4.



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 3.3V or 2.5V core voltage. Suggested capacitors are shown in Table 2-1.

## 2.5 ICSP Pins

The PGC and PGD pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 $\Omega$ .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pins, Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 26.0 "Development Support"**.

### 2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to for **Section 9.0 "Oscillator Configuration**" details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals, in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):


- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro<sup>®</sup> Devices"
- AN849, "Basic PICmicro<sup>®</sup> Oscillator Design"
- AN943, "Practical PICmicro<sup>®</sup> Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

### 2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k $\Omega$  to 10 k $\Omega$  resistor to Vss on unused pins and drive the output to logic low.

## FIGURE 2-5: SUGGESTED PLACEMENT

#### OF THE OSCILLATOR CIRCUIT



NOTES:

## 3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the CPU, refer to the "PIC24F Family Reference Manual", Section 2. "CPU" (DS39703).

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16<sup>th</sup> working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary of either program memory or data EEPROM memory, defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (i.e., A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.


The PIC24F has a vectored exception scheme with up to eight sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is illustrated in Figure 3-1.

## 3.1 Programmer's Model

Figure 3-2 displays the programmer's model for the PIC24F. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions.


 Table 3-1 provides a description of each register. All registers associated with the programmer's model are memory mapped.



Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	Repeat Loop Counter Register
CORCON	CPU Control Register

**Advance Information** 

## PIC24FV16KM204 FAMILY



## PIC24FV16KM204 FAMILY

#### 3.2 CPU Control Registers

#### REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HSC							
_	_		—	—	—	—	DC							
bit 15	•		L			L	bit 8							
R/W-0, HSC <sup>(1)</sup>	R/W-0, HSC <sup>(1)</sup>	R/W-0, HSC <sup>(1)</sup>	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC							
IPL2 <sup>(2)</sup>	IPL1 <sup>(2)</sup>	IPL0 <sup>(2)</sup>	RA	Ν	OV	Z	С							
bit 7							bit 0							
Legend:		HSC = Hardwa												
R = Readable b		W = Writable bi	t	•	nented bit, rea									
-n = Value at Po	Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown													
h# 45 0		d. Deed ee 'o'												
bit 15-9 bit 8	Unimplemente DC: ALU Half C													
			order hit (for	· hvte-sized dat	ta) or 8 <sup>th</sup> low-o	rder hit (for wo	rd-sized data)							
	<ul> <li>1 = A carry-out from the 4<sup>th</sup> low-order bit (for byte-sized data) or 8<sup>th</sup> low-order bit (for word-sized data) of the result occurred</li> </ul>													
	0 = No carry-out from the 4 <sup>th</sup> or 8 <sup>th</sup> low-order bit of the result has occurred													
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(1,2)</sup>													
		errupt Priority Lev		user interrupts	s are disabled									
		errupt Priority Lev errupt Priority Lev												
		errupt Priority Lev	· · · ·											
	011 = CPU Inte	errupt Priority Lev	vel is 3 (11)											
		errupt Priority Lev												
	001 = CPU Inte	errupt Priority Leverrupt Priority Lev	/el is 1 (9) /el is 0 (8)											
bit 4	RA: REPEAT LC													
	$1 = \text{REPEAT} \log 1$	-												
		p not in progres	5											
bit 3	N: ALU Negativ	e bit												
	1 = Result was	0												
		non-negative (ze	ero or positiv	re)										
bit 2	OV: ALU Overfl													
	1 = Overflow of 0 = No overflow	curred for signe	d (2's compl	ement) arithme	etic in this arith	imetic operatio	n							
bit 1	<b>Z:</b> ALU Zero bit													
			the Z bit, ha	s set it at some	e time in the pa	ast								
	<ul> <li>1 = An operation, which effects the Z bit, has set it at some time in the past</li> <li>0 = The most recent operation, which effects the Z bit, has cleared it (i.e., a non-zero result)</li> </ul>													
		ecent operation,		s the Z bit, has		, a non-zero re	esult)							
bit 0	C: ALU Carry/B	orrow bit					esult)							
bit 0	<b>C</b> : ALU Carry/ $\overline{B}$ 1 = A carry-out	from the Most S	ignificant bit	(MSb) of the r	esult occurred		esult)							
bit 0	<b>C</b> : ALU Carry/ $\overline{B}$ 1 = A carry-out	orrow bit	ignificant bit	(MSb) of the r	esult occurred		esult)							
	<b>C</b> : ALU Carry/ $\overline{B}$ 1 = A carry-out	forrow bit from the Most S It from the Most	ignificant bit Significant b	(MSb) of the ro it (MSb) of the	esult occurred result occurre		esult)							

2: The IPL<2:0> Status bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interru Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

## PIC24FV16KM204 FAMILY

#### REGISTER 3-2: CORCON: CPU CONTROL REGISTER

-         -	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15 bit	—	—	—	—	—	—	—	—
	bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0, HSC	R/W-0	U-0	U-0
—	—	—	—	IPL3 <sup>(1)</sup>	PSV		—
bit 7							bit 0

Legend:	C = Clearable bit	HSC = Hardware Settable/Clearable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit <sup>(1)</sup>
	<ul> <li>1 = CPU Interrupt Priority Level is greater than 7</li> <li>0 = CPU Interrupt Priority Level is 7 or less</li> </ul>
bit 2	<b>PSV:</b> Program Space Visibility in Data Space Enable bit
	<ul><li>1 = Program space is visible in data space</li><li>0 = Program space is not visible in data space</li></ul>
bit 1-0	Unimplemented: Read as '0'

**Note 1:** User interrupts are disabled when IPL3 = 1.

#### 3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware division for 16-bit divisor.

#### 3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

#### 3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

#### 3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided in Table 3-2.

#### TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

#### 4.0 MEMORY ORGANIZATION


As with Harvard architecture devices, the PIC24F microcontrollers feature separate program and data memory space and busing. This architecture also allows the direct access of program memory from the data space during code execution.

#### 4.1 **Program Address Space**

The program address memory space of the PIC24F devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from a table operation or data space remapping, as described in Section 4.3 "Interfacing Program and Data Memory Spaces".

The user access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FV16KM204 family of devices are displayed in Figure 4-1.



### FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FV16KM204 FAMILY DEVICES

#### 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

#### 4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two Interrupt Vector Tables, located from 000004h to 0000FFh, and 000104h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. **Section 8.1 "Interrupt Vector** (IVT) Table" discusses the Interrupt Vector Tables in more detail.

#### 4.1.3 DATA EEPROM

In the PIC24FV16KM204 family, the data EEPROM is mapped to the top of the user program memory space, starting at address, 7FFE00, and expanding up to address, 7FFFF.

The data EEPROM is organized as 16-bit wide memory and 256 words deep. This memory is accessed using Table Read and Write operations similar to the user code memory.

#### 4.1.4 DEVICE CONFIGURATION WORDS

Table 4-1 provides the addresses of the device Configuration Words for the PIC24FV16KM204 family. Their location in the memory map is displayed in Figure 4-1.

Refer to **Section 26.1 "Configuration Bits**" for more information on device Configuration Words.

# TABLE 4-1:DEVICE CONFIGURATION<br/>WORDS FOR PIC24FV16KM204<br/>FAMILY DEVICES

Configuration Word	Configuration Word Addresses
FBS	F80000
FGS	F80004
FOSCSEL	F80006
FOSC	F80008
FWDT	F8000A
FPOR	F8000C
FICD	F8000E

#### FIGURE 4-2: PROGRAM MEMORY ORGANIZATION least significant word PC Address msw most significant word Address (Isw Address) 8 0 16 23 000000h 0000000 000001h 000002h 0000000 000003h 0000000 000004h 000005h 00000000 000006h 000007h Program Memory Instruction Width 'Phantom' Byte (read as '0')

#### 4.2 Data Address Space


The PIC24F core has a separate, 16-bit-wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is displayed in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility").

Depending on the particular device, PIC24FV16KM family devices implement either 512 or 1024 words of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

#### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all the data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.



#### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with  $PIC^{\textcircled{B}}$  devices and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all EA calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, the data memory and the registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register, which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed, but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow the users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

#### 4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing (MDA) with a 16-bit address field. For PIC24F16KA102 family devices, the entire implemented data memory lies in Near Data Space (NDS).

#### 4.2.4 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by that module. Much of the SFR space contains unused addresses; these are read as '0'. The SFR space, where the SFRs are actually implemented, is provided in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is provided in Table 4-3 through Table 4-26.

				SFR Space A	ddress					
	xx00	xx20	xx40	xx60	xx80	xxA0	xxC0	xxE0		
000h		Core		ICN		Interrupts		_		
100h	Timers	CLC			/SCCP					
200h	MSSP	UART	Op Amp	DAC	—	—	I/	0		
300h		A/D/C	CMTU		_	_	_	—		
400h	—	—	—	_	—	—	—	ANSEL		
500h	—	—	—	_	—	—	—	—		
600h	_	RTCC/Comp	_	Band Gap		-	_			
700h	_		System/ HLVD	NVM/PMD	_		_			

#### TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

**Legend:** — = No implemented SFRs in this block.

#### TABLE 4-3: CPU CORE REGISTERS MAP

IADLE	4-3.	GFU		E KEGK		AF												
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0h								W	REG0								0000
WREG1	2h								W	REG1								0000
WREG2	4h								W	REG2								0000
WREG3	6h								W	REG3								0000
WREG4	8h								W	REG4								0000
WREG5	Ah								W	REG5								0000
WREG6	Ch								W	REG6								0000
WREG7	Eh								W	REG7								0000
WREG8	10h								W	REG8								0000
WREG9	12h								W	REG9								0000
WREG10	14h								WF	REG10								0000
WREG11	16h								WF	REG11								0000
WREG12	18h								WF	REG12								0000
WREG13	1Ah								WF	REG13								0000
WREG14	1Ch								WF	REG14								0000
WREG15	1Eh								WF	REG15								0800
SPLIM	20h								S	PLIM								xxxx
PCL	2Eh								F	PCL								0000
PCH	30h	—	—	—	—	—	—	—	—	PCH7	PCH6	PCH5	PCH4	PCH3	PCH2	PCH1	PCH0	0000
TBLPAG	32h	—	—	—	—	—	—	—	—	TBLPAG7	TBLPAG6	TBLPAG5	TBLPAG4	TBLPAG3	TBLPAG2	TBLPAG1	TBLPAG0	0000
PSVPAG	34h	—	—	—	—	—	—	—	—	PSVPAG7	PSVPAG6	PSVPAG5	PSVPAG4	PSVPAG3	PSVPAG2	PSVPAG1	PSVPAG0	0000
RCOUNT	36h	RCOUNT											xxxx					
SR	42h	_	_	—	_	-	_	_	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	44h		_	—	_	_	_	—	_	_	_	_	_	IPL3	PSV		_	0000
DISICNT	52h	_	—	DISICNT13	DISICNT12	DISICNT11	DISICNT10	DISICNT9	DISICNT8	DISICNT7	DISICNT6	DISICNT5	DISICNT4	DISICNT3	DISICNT2	DISICNT1	DISICNT0	xxxx

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-4: ICN REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPD1	56h	CN15PDE <sup>(1,2)</sup>	CN14PDE	CN13PDE	CN12PDE	CN11PDE	CN10PDE <sup>(2)</sup>	CN9PDE <sup>(1,2)</sup>	_	CN7PDE <sup>(1,2)</sup>	CN6PDE	CN5PDE	CN4PDE	CN3PDE	CN2PDE	CN1PDE	CN0PDE	0000
CNPD2	58h	CN31PDE <sup>(2)</sup>	CN30PDE	CN29PDE	CN28PDE <sup>(2)</sup>	CN27PDE <sup>(1,2)</sup>	CN26PDE <sup>(2)</sup>	CN25PDE <sup>(2)</sup>	CN24PDE <sup>(1,2)</sup>	CN23PDE	CN22PDE	CN21PDE	CN20PDE <sup>(2)</sup>	CN19PDE <sup>(2)</sup>	CN18PDE <sup>(2)</sup>	CN17PDE <sup>(2)</sup>	CN16PDE <sup>(1,2)</sup>	0000
CNPD3	5Ah	_	_	_	_	_	_	—	_	_	—	_	CN36PDE <sup>(2)</sup>	CN35PDE <sup>(2)</sup>	CN34PDE <sup>(2)</sup>	CN33PDE <sup>(2)</sup>	CN32PDE <sup>(2)</sup>	0000
CNEN1	62h	CN15IE <sup>(1,2)</sup>	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE <sup>(2)</sup>	CN9IE <sup>(1,2)</sup>	_	CN7IE <sup>(1,2)</sup>	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	64h	CN31IE <sup>(2)</sup>	CN30IE	CN29IE	CN28IE <sup>(2)</sup>	CN27IE <sup>(1,2)</sup>	CN26IE <sup>(2)</sup>	CN25IE <sup>(2)</sup>	CN24IE <sup>(1,2)</sup>	CN23IE	CN22IE	CN21IE	CN20IE <sup>(2)</sup>	CN19IE <sup>(2)</sup>	CN18IE <sup>(2)</sup>	CN17IE <sup>(2)</sup>	CN16IE <sup>(1,2)</sup>	0000
CNEN3	66h	_	-	-		_	_	_	_	_	_	_	CN36IE <sup>(2)</sup>	CN35IE <sup>(2)</sup>	CN34IE <sup>(2)</sup>	CN33IE <sup>(2)</sup>	CN32IE <sup>(2)</sup>	0000
CNPU1	6Eh	CN15PUE <sup>(1,2)</sup>	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE <sup>(2)</sup>	CN9PUE <sup>(1,2)</sup>	_	CN7PUE <sup>(1,2)</sup>	CN6PUE	CN5PUE	CN4PUE	<b>CN3PUE</b>	CN2PUE	CN1PUE	<b>CN0PUE</b>	0000
CNPU2	70h	CN31PUE <sup>(2)</sup>	CN30PUE	CN29PUE	CN28PUE <sup>(2)</sup>	CN27PUE <sup>(1,2)</sup>	CN26PUE <sup>(2)</sup>	CN25PUE <sup>(2)</sup>	CN24PUE <sup>(1,2)</sup>	CN23PUE	CN22PUE	CN21PUE	CN20PUE <sup>(2)</sup>	CN19PUE <sup>(2)</sup>	CN18PUE <sup>(2)</sup>	CN17PUE <sup>(2)</sup>	CN16PUE <sup>(1,2)</sup>	0000
CNPU3	72h	_	_	_	_	_	_	_	_	_	_	_	CN36PUE <sup>(2)</sup>	CN35PUE <sup>(2)</sup>	CN34PUE <sup>(2)</sup>	CN33PUE <sup>(2)</sup>	CN32PUE <sup>(2)</sup>	0000

Legend: x = unknown, u = unchanged, ---- = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

Note 1: These bits are available only on 28-pin devices

2: These bits are available only on 44-pin devices

#### TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	80h	NSTDIS	—	—	—		—	—	—	_	_	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	82h	ALTIVT	DISI	_	_	—	_	_	_	_	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	84h	NVMIF	—	AD1IF	U1TXIF	U1RXIF	_	_	CCT2IF	CCT1IF	CCP4IF	CCP3IF	_	T1IF	CCP2IF	CCP1IF	INT0IF	0000
IFS1	86h	U2TXIF	U2RXIF	INT2IF	CCT4IF	CCT3IF	_	_	_	_	CCP5IF	—	INT1IF	CNIF	CMIF	BCL1IF	SSP1IF	0000
IFS2	88h	_	—	_	—	_	_	CCT5IF	_	_	_	—	_	_	_	—	_	0000
IFS3	8Ah	_	RTCIF	_	—	_	_	_	_	_	_	_	_	_	BCL2IF	SSP2IF	_	0000
IFS4	8Ch	DAC2IF	DAC1IF	CTMUIF	—	_	_	_	HLVDIF	_	_	_	_	_	U2ERIF	U1ERIF	_	0000
IFS5	8Eh	_	—	_	—	_	_	_	_	_	_	_	_	_	_	—	ULPWUIF	0000
IFS6	90h	_	—	_	—	_	_	_	_	_	_	_	_	_	_	CLC2IF	CLC1IF	0000
IEC0	94h	NVMIE	—	AD1IE	U1TXIE	U1RXIE	_	_	CCT2IE	CCT1IE	CCP4IE	CCP3IE	_	T1IE	CCP2IE	CCP1IE	INT0IE	0000
IEC1	96h	U2TXIE	U2RXIE	INT2IE	CCT4IE	CCT3IE	_	_	_	_	CCP5IE	—	INT1IE	CNIE	CMIE	BCL1IE	SSP1IE	0000
IEC2	98h	_	—	_	—	_	_	CCT5IE	_	_	_	_	_	_	_	—	_	0000
IEC3	9Ah	_	RTCIE	_	—	_	_	_	_	_	_	_	_	_	BCL2IE	SSP2IE	_	0000
IEC4	9Ch	DAC2IE	DAC1IE	CTMUIE	—	_	_	_	HLVDIE	_	_	_	_	_	U2ERIE	U1ERIE	_	0000
IEC5	9Eh	_	—	_	—	_	_	_	_	_	_	_	_	_	_	—	ULPWUIE	0000
IEC6	A0h	_	—	_	—	_	_	_	_	_	_	_	_	_	_	CLC2IE	CLC1IE	0000
IPC0	A4h	_	T1IP2	T1IP1	T1IP0	_	CCP2IP2	CCP2IP1	CCP2IP0	_	CCP1IP2	CCP1IP1	CCP1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	A6h	_	CCT1IP2	CCT1IP1	CCT1IP0	_	CCP4IP2	CCP4IP1	CCP4IP0	_	CCP3IP2	CCP3IP1	CCP3IP0	_	_	_	_	4440
IPC2	A8h	_	U1RXIP2	U1RXIP1	U1RXIP0	_	_	_	_	_	_	_	_	_	CCT2IP2	CCT2IP1	CCT2IP0	4004
IPC3	AAh	_	NVMIP2	NVMIP1	NVMIP0	_	_	_	_	_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4044
IPC4	ACh	_	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0	_	BCL1IP2	BCL1IP1	BCL1IP0	_	SSP1IP2	SSP1IP1	SSP1IP0	4444
IPC5	AEh	_	_	_	_	_	CCP5IP2	CCP5IP1	CCP5IP0	_	_	_	_	_	INT1IP2	INT1IP1	INT1IP0	0404
IPC6	B0h	_	CCT3IP2	CCT3IP1	CCT3IP0	_	_	_	_	_	_	_	_	_	_	_	_	4000
IPC7	B2h	—	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	_	INT2IP2	INT2IP1	INT2IP0	_	CCT4IP2	CCT4IP1	CCT4IP0	4444
IPC10	B8h	_	-		—			_		_	CCT5IP2	CCT5IP1	CCT5IP0	-		—	—	0040
IPC12	BCh	_	-		—		BCL2IP2	BCL2IP1	BCL2IP0	_	SSP2IP2	SSP2IP1	SSP2IP0	-		—	—	0440
IPC15	C2h	—	—	—	—		RTCIP2	RTCIP1	RTCIP0	—	_	_	_	—	_		_	0400
IPC16	C4h	—	_	_	_		U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0	_	_	—	_	0440
IPC18	C8h	—	—	—	—		—	—	—	_	_	—	_	_	HLVDIP2	HLVDIP1	HLVDIP0	0004
IPC19	CAh	—	DAC2IP2	DAC2IP1	DAC2IP0		DAC1IP2	DAC1IP1	DAC1IP0	—	CTMUIP2	CTMUIP1	CTMUIP0	_	_	_	_	4440
IPC20	CCh	—	—	—	—			—		_	_	—	_	_	ULPWUIP2	ULPWUIP1	ULPWUIP0	0004
IPC24	D4h		—	—	_	_	_	_	_	_	CLC2IP2	CLC2IP1	CLC2IP0	_	CLC1IP2	CLC1IP1	CLC1IP0	0044
INTTREG	E0h	CPUIRQ	_	VHOLD	_	ILR3	ILR2	ILR1	ILR0	_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

#### TABLE 4-6: TIMER1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	100h		Timer1 Register x												XXXX			
PR1	102h		Timer1 Period Register 1												FFFF			
T1CON	104h	TON	_	TSIDL	—	—	—	TECS1	TECS0	_	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—	0000
												055						

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-7: CLC1-2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CLC1CONL	122h	LCEN	_	_	_	INTP	INTN	_	_	LCOE	LCOUT	LCPOL	_	_	MODE2	MODE1	MODE0	0000
CLC1CONH	124h	—	_	_	_	_	_	_	—	_	—	_	—	G4POL	G3POL	G2POL	G1POL	0000
CLC1SEL	126h	-	DS42	DS41	DS40	-	DS32	DS31	DS30	_	DS22	DS21	DS20	_	DS12	DS11	DS10	0000
CLC1GLSL	12Ah	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	0000
CLC1GLSH	12Ch	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	0000
CLC2CONL <sup>(1)</sup>	12Eh	LCEN			_	INTP	INTN	_	_	LCOE	LCOUT	LCPOL	_	_	MODE2	MODE1	MODE0	0000
CLC2CONH <sup>(1)</sup>	130h	-			_	-	_	_	_	_	_	_	_	G4POL	G3POL	G2POL	G1POL	0000
CLC2SEL <sup>(1)</sup>	132h	-	DS42	DS41	DS40	-	DS32	DS31	DS30	_	DS22	DS21	DS20	_	DS12	DS11	DS10	0000
CLC2GLSL <sup>(1)</sup>	136h	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	0000
CLC2GLSH <sup>(1)</sup>	138h	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	0000

#### TABLE 4-8: MCCP1 REGISTER MAP

	•				-													
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
CCP1CON1L	140h	CCPON		CCPSIDL	CCPSLP	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP1CON1H	142h	OPSSRC	RTRGEN	—	_	OPS3	OPS2	OPS1	OPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP1CON2L	144h	PWMRSEN	ASDGM	—	SSDG	_	_	_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP1CON2H	146h	OENSYNC	_	OCFEN	OCEEN	OCDEN	OCCEN	OCBEN	OCAEN	ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICS2	ICS1	ICS0	0100
CCP1CON3L	148h	_	_	—	_	_	_	_	_	_		DT5	DT4	DT3	DT2	DT1	DT0	0000
CCP1CON3H	14Ah	OETRIG	OSCNT2	OSCNT1	OSCNT0	_	OUTM2	OUTM1	OUTM0	_	_	POLACE	POLBDF	PSSACE1	PSSACE0	PSSBDF1	PSSBDF0	0000
CCP1STATL	14Ch	_	_	—	_	_	_	_	_	CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE	0000
CCP1TMRL	150h							٦	Time Base F	Register Low	/ Word							0000
CCP1TMRH	152h							Т	ïme Base F	Register High	n Word							0000
CCP1PRL	154h							Time	e Base Perio	od Register	Low Word							FFFF
CCP1PRH	156h							Time	Base Perio	od Register I	High Word							FFFF
CCP1RAL	158h							(	Output Com	ipare Data V	Vord A							0000
CCP1RBL	15Ch							(	Output Com	ipare Data V	Vord B							0000
CCP1BUFL	160h							Inpu	ut Capture D	Data Buffer L	ow Word							0000
CCP1BUFH	162h							Inpu	it Capture D	Data Buffer H	ligh Word							0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-9: MCCP2 REGISTER MAP

CCP2CON1L       164h       CCPON       —       CCPSIDL       CCPSIP       TMRSYNC       CLKSEL2       CLKSEL1       CLKSEL0       TMRPS0       T32       CCSEL       MOD3       MOD2       MOD1       MOD1         CCP2CON1L       166h       OPSRC       RTRGEN       —       —       IOPS3       IOPS2       IOPS1       IOPS0       TRIGEN       ONESHOT       ALTSYNC       SYNC3       SYNC2       SYNC1       SYNC3         CCP2CON1L       166h       OPSRC       RTRGEN       —       —       IOPS3       IOPS2       IOPS1       IOPS0       TRIGEN       ONESHOT       ALTSYNC       SYNC3       SYNC2       SYNC1       SYNC3         CCP2CON2L       168h       PWMRSEN       ASDGM       —       SSDG       —       —       —       ASDG7       ASDG6       ASDG5       ASDG4       ASDG3       ASDG2       ASDG1       ASDG3         CCP2CON2L       168h       PWMRSEN       ASDGM       —       SSDG       —       —       —       ASDG7       ASDG6       ASDG5       ASDG4       ASDG3       ASDG2       ASDG1       ASDG3         CCP2CON3L       166h       OENSYNC       —       OCEEN <sup>(1)</sup> OCEEN <sup>(1)</sup> OCCEN <sup>(1)</sup>		••				/ \1													
CCP2CON1H         166h         OPSRC         RTRGEN         —         —         IOPS3         IOPS2         IOPS1         IOPS0         TRIGEN         ONESHOT         ALTSYNC         SYNC4         SYNC3         SYNC2         SYNC1         SYNC4           CCP2CON2L         168h         PWMRSEN         ASDGM         —         SSDG         —         —         —         —         ASDG7         ASDG6         ASDG5         ASDG4         ASDG3         ASDG2         ASDG1         ASDG           CCP2CON2H         16Ah         OENSYNC         —         OCFEN <sup>(1)</sup> OCEEN <sup>(1)</sup> OCEN <sup>(1)</sup> <t< th=""><th>File Name</th><th>Addr.</th><th>Bit 15</th><th>Bit 14</th><th>Bit 13</th><th>Bit 12</th><th>Bit 11</th><th>Bit 10</th><th>Bit 9</th><th>Bit 8</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th><th>All Rese</th></t<>	File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Rese
CCP2CON2L         168h         PWMRSEN         ASDGM          SSDG          ASDG7         ASDG6         ASDG5         ASDG4         ASDG3         ASDG2         ASDG1         ASDG7           CCP2CON2H         16Ah         OENSYNC          OCFEN <sup>(1)</sup> OCCEN <sup>(1)</sup> OCAEN         ICGSM1         ICGSM0          AUXOUTI         AUXOUTI         ICSEL2         ICSEL1	CCP2CON1L	164h	CCPON	—	CCPSIDL	CCPSLP	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP2CON2H         16Ah         OENSYNC         —         OCFEN <sup>(1)</sup> OCEEN <sup>(1)</sup> OCCEN <sup>(1)</sup> OCCEN <sup>(1)</sup> OCAEN         ICGSM1         ICGSM0         —         AUXOUT1         AUXOUT0         ICSEL2         ICSEL1         ICSEL1           CCP2CON3L         16Ch         —         —         —         —         —         —         —         —         DT5         DT4         DT3         DT2         DT1         DT0           CCP2CON3H         16Ch         —         —         —         —         —         —         —         —         DT5         DT4         DT3         DT2         DT1         DT0           CCP2CON3H         16Eh         OETRIG         OSCNT2         OSCNT1         OSCNT0         —         OUTM(1)         OUTM0(1)         —         —         POLACE         POLBDF(1)         PSSACE0         PSSBDF1(1)         PSSBD1           CCP2STATL         170h         —         —         —         —         —         CPTRIG         TRCLR         ASEVT         SCEVT         ICON	CCP2CON1H	166h	OPSRC	RTRGEN	_	_	IOPS3	IOPS2	IOPS1	IOPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP2CON3L       16ch       —       —       —       —       —       —       DT5       DT4       DT3       DT2       DT1       DT0         CCP2CON3H       166h       OETRIG       OSCNT2       OSCNT1       OSCNT0       —       OUTM2 <sup>(1)</sup> OUTM0 <sup>(1)</sup> —       —       POLACE       POLBDF <sup>(1)</sup> PSSACE1       PSSACE0       PSSBDF1 <sup>(1)</sup> PSSB	CCP2CON2L	168h	PWMRSEN	ASDGM	—	SSDG	—	_	_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP2CON3H         16Eh         OETRIG         OSCNT2         OSCNT1         OSCNT0         —         OUTM2 <sup>(1)</sup> OUTM0 <sup>(1)</sup> —         —         POLACE         POLBDF <sup>(1)</sup> PSSACE0         PSSBDF1 <sup>(1)</sup> PSSBDF1	CCP2CON2H	16Ah	OENSYNC	—	OCFEN <sup>(1)</sup>	OCEEN <sup>(1)</sup>	OCDEN <sup>(1)</sup>	OCCEN <sup>(1)</sup>	OCBEN <sup>(1)</sup>	OCAEN	ICGSM1	ICGSM0	—	AUXOUT1	AUXOUT0	ICSEL2	ICSEL1	ICSEL0	0100
CCP2STATL       170h          CCPTRIG       TRSET       TRCLR       ASEVT       SCEVT       ICDIS       ICOV       ICBN         CCP2TMRL       174h       Time       Time       Base       Register Low       Word       Vord       <	CCP2CON3L	16Ch	—	DT5 DT4 DT3 DT2 DT1 DT0															0000
CCP2TMRL174hTime Base Register Low WordCCP2TMRH176hTime Base Register High WordCCP2PRL178hTime Base Period Register Low WordCCP2PRH17AhTime Base Period Register High WordCCP2RAL17ChOutput Compare Data Word ACCP2RBL180hOutput Compare Data Word B	CCP2CON3H	16Eh	OETRIG	OETRIG OSCNT2 OSCNT1 OSCNT0 - OUTM2 <sup>(1)</sup> OUTM1 <sup>(1)</sup> OUTM0 <sup>(1)</sup> POLACE POLBDF <sup>(1)</sup> PSSACE1 PSSACE0 PSSBDF1 <sup>(1)</sup> PSSBDF0 <sup>(1)</sup>															0000
CCP2TMRH176hTime Base Register High WordCCP2PRL178hTime Base Period Register Low WordCCP2PRH17AhTime Base Period Register High WordCCP2RAL17ChOutput Compare Data Word ACCP2RBL180hOutput Compare Data Word B	CCP2STATL	170h	—	<u> CCPTRIG</u> TRSET TRCLR ASEVT SCEVT ICDIS ICOV ICBNE															0000
CCP2PRL       178h       Time Base Period Register Low Word         CCP2PRH       17Ah       Time Base Period Register High Word         CCP2RAL       17Ch       Output Compare Data Word A         CCP2RBL       180h       Output Compare Data Word B	CCP2TMRL	174h							-	Time Base F	Register Low	/ Word							0000
CCP2PRH       17Ah       Time Base Period Register High Word         CCP2RAL       17Ch       Output Compare Data Word A         CCP2RBL       180h       Output Compare Data Word B	CCP2TMRH	176h							٦	Fime Base R	Register High	n Word							0000
CCP2RAL     17Ch     Output Compare Data Word A       CCP2RBL     180h     Output Compare Data Word B	CCP2PRL	178h							Tim	e Base Perio	od Register	Low Word							FFFF
CCP2RBL     180h     Output Compare Data Word B	CCP2PRH	17Ah							Time	e Base Perio	od Register I	High Word							FFFF
	CCP2RAL	17Ch								Output Com	pare Data V	Vord A							0000
CCP2BUFL 184h Input Capture Data Buffer Low Word	CCP2RBL	180h								Output Com	pare Data V	Vord B							0000
	CCP2BUFL	184h							Inp	ut Capture D	Data Buffer L	Low Word							0000
CCP2BUFH     186h       Input Capture Data Buffer High Word	CCP2BUFH	186h							Inpi	ut Capture D	ata Buffer H	ligh Word							0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-10: MCCP3 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CCP3CON1L <sup>(1)</sup>	188h	CCPON	_	CCPSIDL	CCPSLP	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP3CON1H <sup>(1)</sup>	18Ah	OPSRC	RTRGEN	_	_	IOPS3	IOPS2	IOPS1	IOPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP3CON2L <sup>(1)</sup>	18Ch	PWMRSEN	ASDGM	_	SSDG	_	_	_	—	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP3CON2H <sup>(1)</sup>	18Eh	OENSYNC	_	OCFEN	OCEEN	OCDEN	OCCEN	OCBEN	OCAEN	ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICS2	ICS1	ICS0	0100
CCP3CON3L <sup>(1)</sup>	190h	_																0000
CCP3CON3H <sup>(1)</sup>	192h	OETRIG	OSCNT2	OSCNT1	OSCNT0	_	OUTM2	OUTM1	OUTM0	_	_	POLACE	POLBDF	PSSACE1	PSSACE0	PSSBDF1	PSSBDF0	0000
CCP3STAT <sup>(1)</sup>	194h	_	_	_	_	_	_	_	—	CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE	0000
CCP3TMRL <sup>(1)</sup>	198h								Time Base	Register Lo	w Word							0000
CCP3TMRH <sup>(1)</sup>	19Ah								Time Base	Register Hig	h Word							0000
CCP3PRL <sup>(1)</sup>	19Ch							Tim	e Base Per	iod Register	Low Word							FFFF
CCP3PRH <sup>(1)</sup>	19Eh							Tim	e Base Per	iod Register	High Word							FFFF
CCP3RAL <sup>(1)</sup>	1A0h								Output Cor	npare Data	Word A							0000
CCP3RBL <sup>(1)</sup>	1A4h								Output Cor	npare Data	Word B							0000
CCP3BUFL <sup>(1)</sup>	1A8h							Inp	out Capture	Data Buffer	Low Word							0000
CCP3BUFH <sup>(1)</sup>	1AAh							Inp	ut Capture	Data Buffer	High Word							0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-11: SCCP4 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CCP4CON1L <sup>(1)</sup>	1ACh	CCPON	_	CCPSIDL	CCPSLP	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP4CON1H <sup>(1)</sup>	1AEh	OPSRC	RTRGEN	—	—	IOPS3	IOPS2	IOPS1	IOPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP4CON2L <sup>(1)</sup>	1B0h	PWMRSEN	ASDGM	—	SSDG	—	_	_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP4CON2H <sup>(1)</sup>	1B2h	OENSYNC	—	—	—	—	_	_	OCAEN	ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICSEL2	ICSEL1	ICSEL0	0100
CCP4CON3H <sup>(1)</sup>	1B6h	OETRIG	OSCNT2	OSCNT1	OSCNT0	—	_	_	_	_	_	POLACE	_	PSSACE1	PSSACE0	_	—	0000
CCP4STATL <sup>(1)</sup>	1B8h	_	-	_	_	_	_	_	_	CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE	0000
CCP4TMRL <sup>(1)</sup>	1BCh							Ti	me Base Re	egister Low \	Nord							0000
CCP4TMRH <sup>(1)</sup>	1BEh							Tir	ne Base Re	egister High	Word							0000
CCP4PRL <sup>(1)</sup>	1C0h							Time	Base Period	d Register Lo	ow Word							FFFF
CCP4PRH <sup>(1)</sup>	1C2h							Time	Base Period	l Register Hi	gh Word							FFFF
CCP4RAL <sup>(1)</sup>	1C4h							0	utput Comp	are Data Wo	ord A							0000
CCP4RBL <sup>(1)</sup>	1C8h							0	utput Comp	are Data Wo	ord B							0000
CCP4BUFL <sup>(1)</sup>	1CCh							Input	Capture Da	ata Buffer Lo	w Word							0000
CCP4BUFH <sup>(1)</sup>	1CEh							Input	Capture Da	ata Buffer Hiç	gh Word							0000

 Legend:
 x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

 Note 1:
 These registers are available only on PIC24F(V)16KM2XX devices.

#### TABLE 4-12: SCCP5 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CCP5CON1L <sup>(1)</sup>	1D0h	CCPON	_	CCPSIDL	CCPSLP	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0	TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0	0000
CCP5CON1H <sup>(1)</sup>	1D2h	OPSRC	RTRGEN	—	—	IOPS3	IOPS2	IOPS1	IOPS0	TRIGEN	ONESHOT	ALTSYNC	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	0000
CCP5CON2L <sup>(1)</sup>	1D4h	PWMRSEN	ASDGM	-	SSDG	_	_	_	_	ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	0000
CCP5CON2H <sup>(1)</sup>	1D6h	OENSYNC	—	—	—	_	-	—	OCAEN	ICGSM1	ICGSM0	_	AUXOUT1	AUXOUT0	ICSEL2	ICSEL1	ICSEL0	0100
CCP5CON3H <sup>(1)</sup>	1DAh	OETRIG	OSCNT2	OSCNT1	OSCNT0	_	-	—	_	—	_	POLACE	—	PSSACE1	PSSACE0	_	_	0000
CCP5STATL <sup>(1)</sup>	1DCh	—	—	—	—	_	-	—	_	CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE	0000
CCP5TMRL <sup>(1)</sup>	1E0h								Time Base	Register Lo	w Word							0000
CCP5TMRH <sup>(1)</sup>	1E2h								Time Base	Register Hig	gh Word							0000
CCP5PRL <sup>(1)</sup>	1E4h							Tir	ne Base Pe	riod Registe	r Low Word							FFFF
CCP5PRH <sup>(1)</sup>	1E6h							Tin	ne Base Pe	riod Register	· High Word							FFFF
CCP5RAL <sup>(1)</sup>	1E8h								Output Co	mpare Data	Word A							0000
CCP5RBL <sup>(1)</sup>	1ECh								Output Co	mpare Data	Word B							0000
CCP5BUFL <sup>(1)</sup>	1F0h							In	put Capture	Data Buffer	Low Word							0000
CCP5BUFH <sup>(1)</sup>	1F2h							Inj	put Capture	Data Buffer	High Word							0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-13: MSSP1 (I<sup>2</sup>C<sup>™</sup>/SPI) REGISTER MAP

	-																	
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP1BUF	200h	_	—	—	—	—	—	_	—			MSSP Re	ceive Buffer/	Transmit Re	egister			00xx
SSP1CON1	202h	_	_	_	_	_	_	_	_	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP1CON2	204h	_	_	_	_	_	_	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP1CON3	206h	_	_	_	_	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP1STAT	208h	_	_	_	_	_	_	_	_	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000
SSP1ADD	20Ah	—	—		—		-				MSSI	MSSP Addr P Baud Rate	ess Registe Reload Reg	r in I <sup>2</sup> C Slav gister in I <sup>2</sup> C	ve Mode Master Mo	de		0000
SSP1MSK	20Ch	_	—	_	_	_	_	_		MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	OOFF

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-14: MSSP2 (I<sup>2</sup>C<sup>™</sup>/SPI) REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP2BUF <sup>(1)</sup>	210h	—	_	_	_	_		-	_			MSSP Re	ceive Buffer	/Transmit F	Register			00xx
SSP2CON1 <sup>(1)</sup>	212h	_		_	_	_	_	_	_	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP2CON2 <sup>(1)</sup>	214h	_		_	_	_	_	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP2CON3 <sup>(1)</sup>	216h	_		_	_	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP2STAT <sup>(1)</sup>	218h	—	_	_	_	_	_	_	_	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000
SSP2ADD <sup>(1)</sup>	21Ah	—	—	_	—	—	—	_	—		MSSF	MSSP Addi P Baud Rate	ress Registe Reload Re	er in I <sup>2</sup> C Sla gister in I <sup>2</sup> 0	ave Mode C Master M	ode		0000
SSP2MSK <sup>(1)</sup>	21Ch	_	_	-	_	_	_	-	_	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	OOFF

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-15: UART1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	220h	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	222h	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	224h	_	_	_	_	_	_	_				UART1 Tra	ansmit Regi	ster				XXXX
U1RXREG	226h	_	_	_	_	_	_	_				UART1 Re	eceive Regis	ster				0000
U1BRG	228h							E	Baud Rate G	enerator Pres	scaler							0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-16: UART2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE <sup>(1)</sup>	230h	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA <sup>(1)</sup>	232h	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG <sup>(1)</sup>	234h	_	_	_	—	_	_	_				UART2 Tra	nsmit Regis	ter				XXXX
U2RXREG <sup>(1)</sup>	236h	_		_	_	_	_	_				UART2 Re	ceive Regis	ter				0000
U2BRG <sup>(1)</sup>	238h							E	Baud Rate G	enerator Pres	caler							0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AMP1CON <sup>(1)</sup>	24Ah	AMPEN	_	AMPSIDL	AMPSLP	_	_	-		SPDSEL		NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

#### TABLE 4-18: OP AMP 2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AMP2CON <sup>(1)</sup>	24Ch	AMPEN	—	AMPSIDL	AMPSLP	-	-			SPDSEL	—	NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0	0000

C24FV16KM204 FAMILY

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

**Note 1:** These registers are available only on PIC24F(V)16KM2XX devices.

#### TABLE 4-19: DAC1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC1CON <sup>(1)</sup>	274h	DACEN	-	DACSIDL	DACSLP	DACFM	-	SRDIS	DACTRIG	DACOE	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0	0000
DAC1DAT <sup>(1)</sup>	276h	DACDAT15 <sup>(2)</sup>	DACDAT14 <sup>(2)</sup>	DACDAT13 <sup>(2)</sup>	DACDAT12 <sup>(2)</sup>	DACDAT11(2)	DACDAT10 <sup>(2)</sup>	DACDAT9 <sup>(2)</sup>	DACDAT8 <sup>(2)</sup>	DACDAT7 <sup>(2)</sup>	DACDAT6 <sup>(2)</sup>	DACDAT5 <sup>(2)</sup>	DACDAT4 <sup>(2)</sup>	DACDAT3 <sup>(2)</sup>	DACDAT2 <sup>(2)</sup>	DACDAT1 <sup>(2)</sup>	DACDAT0 <sup>(2)</sup>	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

Note 1: These registers are available only on PIC24F(V)16KM1XX devices.

2: The 8-bit result format depends on the value of the DACFM control bit.

#### TABLE 4-20: DAC2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC2CON <sup>(1)</sup>	278h	DACEN	1	DACSIDL	DACSLP	DACFM	1	SRDIS	DACTRIG	DACOE	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0	0000
DAC2DAT <sup>(1)</sup>	27Ah	DACDAT15 <sup>(2)</sup>	DACDAT14 <sup>(2)</sup>	DACDAT13(2)	DACDAT12(2)	DACDAT11(2)	DACDAT10(2)	DACDAT9(2)	DACDAT8(2)	DACDAT7(2)	DACDAT6(2)	DACDAT5(2)	DACDAT4 <sup>(2)</sup>	DACDAT3(2)	DACDAT2(2)	DACDAT1(2)	DACDATO <sup>(2)</sup>	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

Note 1: These registers are available only on PIC24F(V)16KM2XX devices.

2: The 8-bit result format depends on the value of the DACFM control bit.

#### TABLE 4-21: PORTA REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 <sup>(4,5)</sup>	Bit 10 <sup>(4,5)</sup>	Bit 9 <sup>(4,5)</sup>	Bit 8 <sup>(4,5)</sup>	Bit 7 <sup>(4)</sup>	Bit 6 <sup>(3)</sup>	Bit 5 <sup>(2)</sup>	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	2C0h	_	_	_	_	TRISA11	TRISA10	TRISA9	TRISA8	TRISA7	TRISA6	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	0FDF <sup>(1)</sup>
PORTA	2C2h	_	_	_	_	RA11	RA10	RA9	RA8	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	2C4h	_		_	_	LATA11	LATA10	LATA9	LATA8	LATA7	LATA6	—	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	2C6h	_	_	_	_	ODA11	ODA10	ODA9	ODA8	ODA7	ODA6	—	ODA4	ODA3	ODA2	ODA1	ODA0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

**2:** These bits are only available when MCLRE (FPOR<7>) = 0.

3: These bits are not implemented in FV devices.

4: These bits are not implemented in 20-pin devices.

5: These bits are not implemented in 28-pin devices.

#### TABLE 4-22: PORTB REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 <sup>(2)</sup>	Bit 10 <sup>(2)</sup>	Bit 9	Bit 8	Bit 7	Bit 6 <sup>(2)</sup>	Bit 5 <sup>(2)</sup>	Bit 4	Bit 3 <sup>(2)</sup>	Bit 2	Bit 1	Bit 0	All Resets
TRISB	2C8h	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	<sub>FFFF</sub> (1)
PORTB	2CAh	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB	2CCh	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
ODCB	2CEh	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

#### TABLE 4-23: PORTC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 <sup>(2,3)</sup>	Bit 8 <sup>(2,3)</sup>	Bit 7 <sup>(2,3)</sup>	Bit 6 <sup>(2,3)</sup>	Bit 5 <sup>(2,3)</sup>	Bit 4 <sup>(2,3)</sup>	Bit 3 <sup>(2,3)</sup>	Bit 2 <sup>(2,3)</sup>	Bit 1 <sup>(2,3)</sup>	Bit 0 <sup>(2,3)</sup>	All Resets
TRISC	2D0h	_	_		_	—	_	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF <sup>(1)</sup>
PORTC	2D2h	_	_	_	_	_	—	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX
LATTC	2D4h	_	_	—	_	—	—	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX
ODCC	2D6h	_	-	_	_	—	_	ODC9	ODC8	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

Note 1: Reset value depends on the device type; the PIC24F16KM204 value is shown.

**2:** These bits are not implemented in 20-pin devices.

3: These bits are not implemented in 28-pin devices.

Advance Information

#### TABLE 4-24: PAD CONFIGURATION REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	2FCh	_	—	_	_	SDO2DIS <sup>(1)</sup>	SCK2DIS(1)	SDO1DIS	SCK1DIS		_	-	-	_	_		_	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

Note 1: These bits are not available on the PIC24F(V)08KM101 device, read as '0'.

#### TABLE 4-25: A/D REGISTER MAP

IABLE 4	-25.																	
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	300h					A/D	Data Buffer	0/Threshold	d for Channel 0	/Threshold for	Channel 0 & 12	in Window Co	ompare					XXXX
ADC1BUF1	302h					A/D	Data Buffer	1/Threshold	d for Channel 1	/Threshold for	Channel 1 & 13	in Window Co	ompare					XXXX
ADC1BUF2	304h					A/D	Data Buffer	2/Threshold	d for Channel 2	/Threshold for	Channel 2 & 14	in Window Co	ompare					XXXX
ADC1BUF3	306h					A/D	Data Buffer	3/Threshold	d for Channel 3	/Threshold for	Channel 3 & 15	in Window Co	ompare					XXXX
ADC1BUF4	308h					A/D	Data Buffer	4/Threshold	d for Channel 4	/Threshold for	Channel 4 & 16	in Window Co	ompare					XXXX
ADC1BUF5	30Ah					A/D	Data Buffer	5/Threshold	d for Channel 5	/Threshold for	Channel 5 & 17	in Window Co	ompare					XXXX
ADC1BUF6	30Ch					A/D	Data Buffer	6/Threshold	d for Channel 6	/Threshold for	Channel 6 & 18	in Window Co	ompare					XXXX
ADC1BUF7	30Eh					A/D	Data Buffer	7/Threshold	d for Channel 7	/Threshold for	Channel 7 & 19	in Window Co	ompare					XXXX
ADC1BUF8	310h					A/D	Data Buffer	8/Threshold	d for Channel 8	/Threshold for	Channel 8 & 20	in Window Co	ompare					XXXX
ADC1BUF9	312h					A/D	Data Buffer	9/Threshold	d for Channel 9	/Threshold for	Channel 9 & 21	in Window Co	ompare					XXXX
ADC1BUF10	314h					A/D D	ata Buffer 10	)/Threshold	for Channel 10	)/Threshold for	Channel 10 & 2	22 in Window	Compare					XXXX
ADC1BUF11	316h					A/D D	ata Buffer 1	1/Threshold	for Channel 11	I/Threshold for	Channel 11 & 2	3 in Window	Compare					XXXX
ADC1BUF12	318h		A/D Data Buffer 11/Threshold for Channel 11/Threshold for Channel 11 & 23 in Window Compare A/D Data Buffer 12/Threshold for Channel 12/Threshold for Channel 0 & 12 in Window Compare A/D Data Buffer 13/Threshold for Channel 13/Threshold for Channel 1 & 13 in Window Compare															XXXX
ADC1BUF13	31Ah					A/D [	Data Buffer 1	3/Threshold	for Channel 1	3/Threshold for	r Channel 1 & 1	3 in Window (	Compare					XXXX
ADC1BUF14	31Ch		A/D Data Buffer 14/Threshold for Channel 14/Threshold for Channel 2 & 14 in Window Compare															XXXX
ADC1BUF15	31Eh																	XXXX
ADC1BUF16	320h					A/D [	Data Buffer 1	6/Threshold	for Channel 1	6/Threshold for	r Channel 4 & 1	6 in Window (	Compare					XXXX
ADC1BUF17	322h					A/D E	Data Buffer 1	7/Threshold	for Channel 1	7/Threshold for	r Channel 5 & 1	7 in Window (	Compare					XXXX
ADC1BUF18	324h					A/D E	Data Buffer 1	8/Threshold	for Channel 1	8/Threshold for	r Channel 6 & 1	8 in Window (	Compare					XXXX
ADC1BUF19	326h					A/D E	Data Buffer 1	9/Threshold	for Channel 1	9/Threshold for	r Channel 7 & 1	9 in Window (	Compare					XXXX
ADC1BUF20	328h					A/D E	Data Buffer 2	0/Threshold	d for Channel 2	0/Threshold for	r Channel 8 & 2	0 in Window (	Compare					XXXX
ADC1BUF21	32Ah					A/D E	Data Buffer 2	1/Threshold	d for Channel 2	1/Threshold for	r Channel 9 & 2	1 in Window (	Compare					XXXX
ADC1BUF22	32Ch					A/D D	ata Buffer 22	2/Threshold	for Channel 22	2/Threshold for	Channel 10 & 2	22 in Window	Compare					XXXX
ADC1BUF23	32Eh					A/D D	ata Buffer 2	3/Threshold	for Channel 23	3/Threshold for	Channel 11 & 2	23 in Window	Compare					XXXX
AD1CON1	340h	ADON	—	ADSIDL	_	—	MODE12	FORM1	FORM0	SSRC3	SSRC2	SSRC1	SSRC0	_	ASAM	SAMP	DONE	0000
AD1CON2	342h	PVCFG1	PVCFG0	NVCFG0	_	BUFREGEN	CSCNA	—	_	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	344h	ADRC	EXTSAM	_	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	348h	CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSH	34Eh	_	CSS30	CSS29	CSS28	CSS27	CSS26	—	_	CSS23	CSS22	CSS21	CSS20 <sup>(1)</sup>	CSS19 <sup>(1)</sup>	CSS18	CSS17	CSS16	0000
AD1CSSL	350h	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8 <sup>(1,2)</sup>	CSS7 <sup>(1,2)</sup>	CSS6 <sup>(1,2)</sup>	CSS5 <sup>(1)</sup>	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON5	354h	ASEN	LPEN	CTMREQ	BGREQ	_	_	ASINT1	ASINT0	_	_	_	_	WM1	WM0	CM1	CM0	0000
AD1CHITH	356h	_	—	—	—	_	_	_	—	CHH23	CHH22	CHH21	CHH20 <sup>(1)</sup>	CHH19 <sup>(1)</sup>	CHH18	CHH17	CHH16	0000
AD1CHITL	358h	CHH15	CHH14	CHH13	CHH12	CHH11	CHH10	CHH9	CHH8 <sup>(1,2)</sup>	CHH7 <sup>(1,2)</sup>	CHH6 <sup>(1,2)</sup>	CHH5 <sup>(1)</sup>	CHH4	CHH3	CHH2	CHH1	CHH0	0000
AD1CTMENH	360h	—	_	—	—	—	_	—	—	CTMEN23	CTMEN22	CTMEN21	CTMEN20 <sup>(1)</sup>	CTMEN19 <sup>(1)</sup>	CTMEN18	CTMEN17	CTMEN16	0000
AD1CTMENL	362h	CTMEN15	CTMEN14	CTMEN13	CTMEN12	CTMEN11	CTMEN10	CTMEN9	CTMEN8((1,2)	CTMEN7(1,2)	CTMEN6(1,2)	CTMEN5(1)	CTMEN4	CTMEN3	CTMEN2	CTMEN1	CTMEN0	0000
legend: v												(						

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

**Note 1:** These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

#### TABLE 4-26: CTMU REGISTER MAP

	File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C	TMUCON1L	35Ah	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	0000
C	TMUCON1H	35Ch	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	_	—	0000
C	TMUCON2L	35Eh	_	-	_	_	-	_	_	_	_	—	_	IRSTEN	_	DISCHS2	DISCHS1	DISCHS0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-27: ANSEL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ANSA	4E0h	—	_	—	_	_	_	_	_	_		—	ANSA4 <sup>(2)</sup>	ANSA3	ANSA2	ANSA1	ANSA0	001F <sup>(1)</sup>
ANSB	4E2h	ANSB15	ANSB14	ANSB13	ANSB12			ANSB9	ANSB8	ANSB7	ANSB6 <sup>(2)</sup>	ANSB5 <sup>(2)</sup>	ANSB4	ANSB3 <sup>(2)</sup>	ANSB2	ANSB1	ANSB0	F3FF <b>(1)</b>
ANSC	4E4h	—	_	—	_	_		_	_	_	_	_	_	_	ANSC2 <sup>(2,3)</sup>	ANSC1 <sup>(2,3)</sup>	ANSC0 <sup>(2,3)</sup>	0007 <b>(1)</b>

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

**Note 1:** Reset value depends on the device type; the PIC24F16KM204 value is shown.

2: These bits are not implemented in 20-pin devices.

3: These bits are not implemented in 28-pin devices.

#### TABLE 4-28: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	620h						Alarm Value I	High Register	Window Based	on APTR	<1:0>							XXXX
ALCFGRPT	622h	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000 <b>(1)</b>
RTCVAL	624h					F	TCC Value H	igh Register V	/indow Based o	n RTCPTI	R<1:0>							XXXX
RCFGCAL	626h	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000 <b>(1)</b>
RTCPWC	628h	PWCEN	PWCPOL	PWCCPRE	PWCSPRE	RTCCLK1	RTCCLK0	RTCOUT1	RTCOUT0	—	—	_		_	_	—	_	0000 <b>(1)</b>

**Legend:** x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. **Bold** indicates shared access SFRs. **Note 1:** Values are reset only on a VDD POR event.

TABLE 4-29:	СОМ	PARATOR	REGIS	TER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	630h	CMIDL	_	-	—		C3EVT <sup>(1)</sup>	C2EVT <sup>(1)</sup>	C1EVT	—		_	_	—	C3OUT <sup>(1)</sup>	C2OUT <sup>(1)</sup>	C1OUT	0000
CVRCON	632h	_	_	_	_	_	_	_	_	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	634h	CON	COE	CPOL	CLPWR	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF1	CREF0	_	CCH1	CCH0	0000
CM2CON <sup>(1)</sup>	636h	CON	COE	CPOL	CLPWR	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF1 <sup>(1)</sup>	CREF0	_	CCH1	CCH0	0000
CM3CON <sup>(1)</sup>	638h	CON	COE	CPOL	CLPWR		_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF1 <sup>(1)</sup>	CREF0	_	CCH1	CCH0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

Note 1: These registers and bits are available only on PIC24F(V)16KM2XX devices.

#### TABLE 4-30: BAND GAP BUFFER CONTROL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
BUFCON	670h	_	_	_		_	_			_		_			_	BUFREF1	BUFREF0	0001

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-31: CLOCK CONTROL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	740h	TRAPR	IOPUWR	SBOREN	RETEN	_	-	СМ	PMSLP	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	(Note 1)
OSCCON	742h	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	_	LOCK		CF	SOSCDRV	SOSCEN	OSWEN	(Note 2)
CLKDIV	744h	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	_	_	_			_	_	_	0100
OSCTUN	748h	_	_	_	_	_	_	_	_	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000
REFOCON	74Eh	ROEN	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_			_	_	_	0000
HLVDCON	756h	HLVDEN	_	HLSIDL	_	_	_	_	_	VDIR	BGVST	IRVST		HLVDL3	HLVDL2	HLVDL1	HLVDL0	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on Configuration fuses and by type of Reset.

#### TABLE 4-32: NVM REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	760h	WR	WREN	WRERR	PGMONLY		_	_		_	ERASE	NVMOP5	NVMOP4	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMKEY	766h		—	—	_		_		-	NVMKEY7	NVMKEY6	NVMKEY5	NVMKEY4	NVMKEY3	NVMKEY2	NVMKEY1	NVMKEY0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-33: ULTRA LOW-POWER WAKE-UP REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ULPWCON	768h	ULPEN		ULPSIDL	_	_	_		ULPSINK	_		_	_	_	_	—		0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### TABLE 4-34: PMD REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	770h	_	_	_	_	T1MD	—	_	_	SSP1MD	U2MD <sup>(1)</sup>	U1MD	—	_	—	_	ADCMD	0000
PMD2	772h	_	_	_	_		—	_	_	—	_	_	CCP5MD <sup>(1)</sup>	CCP4MD <sup>(1)</sup>	CCP3MD <sup>(1)</sup>	CCP2MD	CCP1MD	0000
PMD3	774h	_	_	_	_		CMPMD	RTCCMD	_	—	DAC1MD <sup>(1)</sup>	_	_		_	SSP2MD <sup>(1)</sup>		0000
PMD4	776h	_	_	_	_		—	_	_	—	ULPWUMD	_	_	REFOMD	CTMUMD	HLVDMD		0000
PMD6	77Ah	_	_	_	_		—	_	_	—	_	AMP1MD <sup>(1)</sup>	DAC2MD <sup>(1)</sup>	AMP2MD <sup>(1)</sup>	_	_		0000
PMD8	77Eh	—	—	_	_	_	_	_	_	_	_	_	—	CLC2MD <sup>(1)</sup>	CLC1MD	_	_	0000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition, r = reserved. Bold indicates shared access SFRs.

#### 4.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as depicted in Figure 4-4.

For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.


The Stack Pointer Limit Value (SPLIM) register, associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' as all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation.

Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address, 0DF6 in RAM, initialize the SPLIM with the value, 0DF4.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

**Note:** A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





#### 4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit-wide program space and 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Apart from the normal execution, the PIC24F architecture provides two methods by which the program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space, PSV

Table instructions allow an application to read or write small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word (lsw) of the program word.

#### 4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit (MSb) of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike the table operations, this limits remapping operations strictly to the user memory area.

See Table 4-35 and Figure 4-5 to know how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.


#### TABLE 4-35: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address							
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>			
Instruction Access	User	0		PC<22:1>		0			
(Code Execution)			0xx xxxx x:	XXX XXXX	xxxx xxx0				
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>				
(Byte/Word Read/Write)		02	XXX XXXX	XXX		XXX			
	Configuration	TB	LPAG<7:0>		Data EA<15:0>				
		1:	XXX XXXX	XXX		XXX			
Program Space Visibility	User	0	PSVPAG<7:	0> <sup>(2)</sup>	Data EA<14	:0> <sup>(1)</sup>			
(Block Remap/Read)		0	XXXX XXX	XX XXX XXXX XXX XX					

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

2: PSVPAG can have only two values ('00' to access program memory and FF to access data EEPROM) on the PIC24F16KM family.

#### FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



#### 4.3.2 DATA ACCESS FROM PROGRAM MEMORY AND DATA EEPROM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program memory without going through data space. It also offers a direct method of reading or writing a word of any address within data EEPROM memory. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

Note: The TBLRDH and TBLWTH instructions are not used while accessing data EEPROM memory.

The PC is incremented by 2 for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit, word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'.


 TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

**Note:** Only Table Read operations will execute in the configuration memory space, and only then, in implemented areas, such as the Device ID. Table Write operations are not allowed.



#### 4.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into a 16K word page of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the MSb of the data space, EA, is '1', and PSV is enabled by setting the PSV bit in the CPU Control (CORCON<2>) register. The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page Address register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits.

By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads from this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space locations used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	Table Reads/Writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the  ${\tt REPEAT}$  loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

#### FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION



#### 5.0 FLASH PROGRAM MEMORY

Note:	This data sheet summarizes the features of
	this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information on Flash pro-
	gramming, refer to the "PIC24F Family
	Reference Manual", Section 4. "Program
	Memory" (DS39715).

The PIC24FV16KM204 family of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable when operating with VDD over 1.8V.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- Run-Time Self-Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FV16KM204 device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGCx and PGDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear/Program Mode Entry Voltage (MCLR/VPP). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or custom firmware to be programmed. Real-Time Self-Programming (RTSP) is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 32 instructions (96 bytes) at a time, and erase program memory in blocks of 32, 64 and 128 instructions (96,192 and 384 bytes) at a time.

The NVMOP<1:0> (NVMCON<1:0>) bits decide the erase block size.


#### 5.1 Table Instructions and Flash Programming

Regardless of the method used, Flash memory programming is done with the Table Read and Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as depicted in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



#### 5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 32 instructions or 96 bytes. RTSP allows the user to erase blocks of 1 row, 2 rows and 4 rows (32, 64 and 128 instructions) at a time, and to program one row at a time. It is also possible to program single words.

The 1-row (96 bytes), 2-row (192 bytes) and 4-row (384 bytes) erase blocks, and single row write block (96 bytes) are edge-aligned, from the beginning of program memory.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using Table Writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 32 TBLWT instructions are required to write the full row of memory.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

**Note:** Writing to a location multiple times, without erasing it, is not recommended.

All of the Table Write operations are single-word writes (two instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

#### 5.3 Enhanced In-Circuit Serial Programming

Enhanced ICSP uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

#### 5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls the blocks that need to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.5 "Programming Operations"** for further details.

#### 5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

#### REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	PGMONLY <sup>(4)</sup>	—	_	—	
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

0-0	R/W-U	K/VV-U	K/VV-U	R/W-U	R/W-U	R/W-U	R/W-U
—	ERASE	NVMOP5 <sup>(1)</sup>	NVMOP4 <sup>(1)</sup>	NVMOP3 <sup>(1)</sup>	NVMOP2 <sup>(1)</sup>	NVMOP1 <sup>(1)</sup>	NVMOP0 <sup>(1)</sup>
bit 7							bit 0

Legend:	SO = Settable Only bit	HC = Hardware Clearable b	it
-n = Value at POR	'1' = Bit is set	R = Readable bit	W = Writable bit
'0' = Bit is cleared	x = Bit is unknown	U = Unimplemented bit, rea	d as '0'

bit 15 WR: Write Control bit						
	1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is					
	cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive					
h:+ 4 4						
bit 14	WREN: Write Enable bit					
	<ol> <li>Enables Flash program/erase operations</li> <li>Inhibits Flash program/erase operations</li> </ol>					
bit 13	WRERR: Write Sequence Error Flag bit					
	1 = An improper program or erase sequence attempt, or termination has occurred (bit is set automatically					
	on any set attempt of the WR bit)					
	0 = The program or erase operation completed normally					
bit 12	PGMONLY: Program Only Enable bit <sup>(4)</sup>					
bit 11-7	Unimplemented: Read as '0'					
bit 6	ERASE: Erase/Program Enable bit					
	1 = Perform the erase operation specified by the NVMOP<5:0> bits on the next WR command					
	0 = Perform the program operation specified by the NVMOP<5:0> bits on the next WR command					
bit 5-0	NVMOP<5:0>: Programming Operation Command Byte bits <sup>(1)</sup>					
	Erase Operations (when ERASE bit is '1'):					
	1010xx = Erase entire boot block (including code-protected boot block) <sup>(2)</sup>					
	1001xx = Erase entire memory (including boot block, configuration block, general block) <sup>(2)</sup> 011010 = Erase 4 rows of Flash memory <sup>(3)</sup>					
	011001 = Erase 2 rows of Flash memory <sup>(3)</sup>					
	011000 = Erase 1 row of Flash memory <sup>(3)</sup>					
	0101xx = Erase entire configuration block (except code protection bits)					
	0100xx = Erase entire data EEPROM <sup>(4)</sup>					
	0011xx = Erase entire general memory block programming operations 0001xx = Write 1 row of Flash memory (when ERASE bit is '0') <sup>(3)</sup>					
	0001xx - White 110W of Flash memory (when ERASE bit is 0).					
Note 1:	All other combinations of NVMOP<5:0> are no operation.					
2:	Available in ICSP™ mode only. Refer to the device programming specification.					
3.	The address in the Table Pointer decides which rows will be erased					

- 3: The address in the Table Pointer decides which rows will be erased.
- 4: This bit is used only while accessing data EEPROM.

#### 5.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time by erasing the programmable row. The general process is:

- 1. Read a row of program memory (32 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase a row (see Example 5-1):
  - a) Set the NVMOP bits (NVMCON<5:0>) to '011000' to configure for row erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
  - c) Write 55h to NVMKEY.
  - d) Write AAh to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 32 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '000100' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 55h to NVMKEY.
  - c) Write AAh to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as displayed in Example 5-5.

#### EXAMPLE 5-1: ERASING A PROGRAM MEMORY ROW – ASSEMBLY LANGUAGE CODE

; Set up NVMCON for row erase operation						
MOV #0x4058, W0	;					
MOV W0, NVMCON	; Initialize NVMCON					
; Init pointer to row to be ERASED						
MOV #tblpage(PROG_ADDR), WO	;					
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR					
MOV #tbloffset(PROG_ADDR),	W0 ; Initialize in-page EA[15:0] pointer					
TBLWTL W0, [W0]	; Set base address of erase block					
DISI #5	; Block all interrupts					
	for next 5 instructions					
MOV #0x55, W0						
MOV W0, NVMKEY	; Write the 55 key					
MOV #0xAA, W1	;					
MOV W1, NVMKEY	; Write the AA key					
BSET NVMCON, #WR	; Start the erase sequence					
NOP	; Insert two NOPs after the erase					
NOP	; command is asserted					

#### EXAMPLE 5-2: ERASING A PROGRAM MEMORY ROW – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
                                                             // Variable located in Pgm Memory, declared as a
int __attribute__ ((space(auto_psv))) progAddr = 0x1234;
                                                             // global variable
   unsigned int offset;
//Set up pointer to the first memory location to be written
   TBLPAG = __builtin_tblpage(&progAddr);
                                                             // Initialize PM Page Boundary SFR
   offset = builtin tbloffset(&progAddr);
                                                             // Initialize lower word of address
    builtin tblwtl(offset, 0x0000);
                                                             // Set base address of erase block
                                                             // with dummy latch write
   NVMCON = 0 \times 4058;
                                                             // Initialize NVMCON
   asm("DISI #5");
                                                             // Block all interrupts for next 5 instructions
    __builtin_write_NVM();
                                                             // C30 function to perform unlock
                                                             // sequence and set WR
```

#### EXAMPLE 5-3: LOADING THE WRITE BUFFERS – ASSEMBLY LANGUAGE CODE

;	-	N for row programming operatio	ns	
	MOV	#0x4004, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a poi	nter to the first program memo	ry	location to be written
;	program memo	ry selected, and writes enable	ed	
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x1500, W0	;	An example program memory address
;	Perform the	TBLWT instructions to write th	ie :	latches
;	Oth_program_	word		
	MOV	#LOW_WORD_0, W2	;	
	MOV	#HIGH_BYTE_0, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	lst_program_	word		
	MOV	#LOW_WORD_1, W2	;	
	MOV	#HIGH_BYTE_1, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	2nd_program	_word		
		#LOW_WORD_2, W2	;	
		#HIGH_BYTE_2, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	•			
	•			
	•			
;	32nd_program			
		#LOW_WORD_31, W2	;	
	MOV	#HIGH_BYTE_31, W3	;	
		W2, [W0]		Write PM low word into program latch
	TBLWTH	W3, [W0]	;	Write PM high byte into program latch

#### EXAMPLE 5-4: LOADING THE WRITE BUFFERS – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
  #define NUM INSTRUCTION PER ROW 64
int __attribute__ ((space(auto_psv))) progAddr = 0x1234 // Variable located in Pgm Memory
  unsigned int offset;
  unsigned int i;
  unsigned int progData[2*NUM INSTRUCTION PER ROW]; // Buffer of data to write
  //Set up NVMCON for row programming
  NVMCON = 0 \times 4004;
                                                                // Initialize NVMCON
  //Set up pointer to the first memory location to be written
  TBLPAG = __builtin_tblpage(&progAddr); // Initialize PM Page Boundary SFR
offset = __builtin_tbloffset(&progAddr); // Initialize lower word of address
                                                               // Initialize lower word of address
  //Perform TBLWT instructions to write necessary number of latches
  for(i=0; i < 2*NUM INSTRUCTION PER ROW; i++)</pre>
  {
       __builtin_tblwtl(offset, progData[i++]);
                                                              // Write to address low word
       __builtin_tblwth(offset, progData[i]);
                                                                // Write to upper byte
       offset = offset + 2;
                                                                // Increment address
   }
```

#### EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE

DISI	#5	;	Block all interrupts for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	2 NOPs required after setting WR
NOP		;	
BTSC	NVMCON, #15	;	Wait for the sequence to be completed
BRA	\$-2	;	

#### EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – 'C' LANGUAGE CODE

// C example using MPLAB C30	
asm("DISI #5");	<pre>// Block all interrupts for next 5 instructions</pre>
builtin_write_NVM();	// Perform unlock sequence and set WR

### 6.0 DATA EEPROM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on data EEPROM, refer to the *"PIC24F Family Reference Manual"*, Section 5. "Data EEPROM" (DS39720).

The data EEPROM memory is a Nonvolatile Memory (NVM), separate from the program and volatile data RAM. Data EEPROM memory is based on the same Flash technology as program memory, and is optimized for both long retention and a higher number of erase/write cycles.

The data EEPROM is mapped to the top of the user program memory space, with the top address at program memory address, 7FFE00h to 7FFFFh. The size of the data EEPROM is 256 words in PIC24FV16KM204 devices.

The data EEPROM is organized as 16-bit-wide memory. Each word is directly addressable, and is readable and writable during normal operation over the entire VDD range.

Unlike the Flash program memory, normal program execution is not stopped during a data EEPROM program or erase operation.

The data EEPROM programming operations are controlled using the three NVM Control registers:

- NVMCON: Nonvolatile Memory Control Register
- NVMKEY: Nonvolatile Memory Key Register
- NVMADR: Nonvolatile Memory Address Register

### 6.1 NVMCON Register

The NVMCON register (Register 6-1) is also the primary control register for data EEPROM program/erase operations. The upper byte contains the control bits used to start the program or erase cycle and the flag bit to indicate if the operation was successfully performed. The lower byte of NVMCOM configures the type of NVM operation that will be performed.

### 6.2 NVMKEY Register

The NVMKEY is a write-only register that is used to prevent accidental writes or erasures of data EEPROM locations.

To start any programming or erase sequence, the following instructions must be executed first, in the exact order provided:

- 1. Write 55h to NVMKEY.
- 2. Write AAh to NVMKEY.

After this sequence, a write will be allowed to the NVMCON register for one instruction cycle. In most cases, the user will simply need to set the WR bit in the NVMCON register to start the program or erase cycle. Interrupts should be disabled during the unlock sequence.

The MPLAB® C30 C compiler provides a defined library procedure (builtin\_write\_NVM) to perform the unlock sequence. Example 6-1 illustrates how the unlock sequence can be performed with in-line assembly.

### EXAMPLE 6-1: DATA EEPROM UNLOCK SEQUENCE

//Disable Interr	upts For 5 instruc	ctions
asm volatile (	"disi #5");	
//Issue Unlock S	equence	
asm volatile (	"mov #0x55, W0	\n"
"	mov W0, NVMKEY	\n"
"	mov #0xAA, W1	\n"
"	mov W1, NVMKEY	\n");
// Perform Write	/Erase operations	
asm volatile (	"bset NVMCON, #WR	\n"
"	nop	\n"
"	nop	\n");

REGISTER				AT CONTRO	LREGISTE	ĸ				
R/S-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
WR	WREN	WRERR	PGMONLY	_	_	_				
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	ERASE	NVMOP5	NVMOP4	NVMOP3	NVMOP2	NVMOP1	NVMOP0			
bit 7							bit 0			
Legend:										
R = Readable		W = Writable bit		S = Settable						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	known			
bit 15	WP: Write Co	ontrol bit (program	or oraço)							
DIL 15		a data EEPROM e	-	cle (can be set	but not clea	red in softwar	·•)			
		cle is complete (cle					0)			
bit 14	-	Enable bit (erase								
	1 = Enables an erase or program operation									
	0 = No operat	tion allowed (devic	ce clears this bit	on completion	of the write/e	erase operatio	on)			
bit 13		sh Error Flag bit								
		operation is prem	aturely termina	ted (any MCL	R or WDT F	Reset during	programming			
	operatior 0 = The write	) e operation comple	eted successfully	/						
bit 12		Program Only Enal	•	,						
		eration is executed		target addres	s(es) first					
	0 = Automati	c erase-before-wr	ite	-						
	•	ons are preceded	automatically by	an erase of th	e target addr	ess(es).				
bit 11-7	-	ted: Read as '0'								
bit 6		e Operation Selec								
		an erase operation								
1.1.5.0		a write operation								
bit 5-0		>: Programming O	-	and Byte bits						
	011010 = Era	<u>ions (when ERAS</u> ase 8 words	E DIT IS $\perp$ ).							
	011001 = Era									
	011000 <b>= Era</b>	ase 1 word								
		ase entire data EE	-							
	Programming	Operations (when	n ERASE bit is '	<u>0'):</u>						
	UUTUXX = ML									

### REGISTER 6-1: NVMCON: NONVOLATILE MEMORY CONTROL REGISTER


### 6.3 NVM Address Register

As with Flash program memory, the NVM Address registers, NVMADRU and NVMADR, form the 24-bit Effective Address (EA) of the selected row or word for data EEPROM operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA. These registers are not mapped into the Special Function Register (SFR) space; instead, they directly capture the EA<23:0> of the last Table Write instruction that has been executed and selects the data EEPROM row to erase. Figure 6-1 depicts the program memory EA that is formed for programming and erase operations.

Like program memory operations, the Least Significant bit (LSb) of NVMADR is restricted to even addresses. This is because any given address in the data EEPROM space consists of only the lower word of the program memory width; the upper word, including the uppermost "phantom byte", are unavailable. This means that the LSb of a data EEPROM address will always be '0'.

Similarly, the Most Significant bit (MSb) of NVMADRU is always '0', since all addresses lie in the user program space.

### FIGURE 6-1: DATA EEPROM ADDRESSING WITH TBLPAG AND NVM ADDRESS REGISTERS



### 6.4 Data EEPROM Operations

The EEPROM block is accessed using Table Read and Write operations similar to those used for program memory. The TBLWTH and TBLRDH instructions are not required for data EEPROM operations since the memory is only 16 bits wide (data on the lower address is valid only). The following programming operations can be performed on the data EEPROM:

- · Erase one, four or eight words
- Bulk erase the entire data EEPROM
- Write one word
- Read one word

Note 1: Unexpected results will be obtained if the user attempts to read the EEPROM while a programming or erase operation is underway.

2: The XC16 C compiler includes library procedures to automatically perform the Table Read and Table Write operations, manage the Table Pointer and write buffers, and unlock and initiate memory write sequences. This eliminates the need to create assembler macros or time critical routines in C for each application.

The library procedures are used in the code examples detailed in the following sections. General descriptions of each process are provided for users who are not using the XC16 compiler libraries.

### 6.4.1 ERASE DATA EEPROM

The data EEPROM can be fully erased, or can be partially erased, at three different sizes: one word, four words or eight words. The bits, NVMOP<1:0> (NVMCON<1:0>), decide the number of words to be erased. To erase partially from the data EEPROM, the following sequence must be followed:

- 1. Configure NVMCON to erase the required number of words: one, four or eight.
- 2. Load TBLPAG and WREG with the EEPROM address to be erased.
- 3. Clear the NVMIF status bit and enable the NVM interrupt (optional).
- 4. Write the key sequence to NVMKEY.
- 5. Set the WR bit to begin the erase cycle.
- 6. Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).

A typical erase sequence is provided in Example 6-2. This example shows how to do a one-word erase. Similarly, a four-word erase and an eight-word erase can be done. This example uses C library procedures to manage the Table Pointer (builtin\_tblpage and builtin\_tbloffset) and the Erase Page Pointer (builtin\_tblwt1). The memory unlock sequence (builtin\_write\_NVM) also sets the WR bit to initiate the operation and returns control when complete.

#### EXAMPLE 6-2: SINGLE-WORD ERASE

```
int __attribute__ ((space(eedata))) eeData = 0x1234;
/*_____
The variable eeData must be a Global variable declared outside of any method
the code following this comment can be written inside the method that will execute the erase
_____
       _____
*/
   unsigned int offset;
   // Set up NVMCON to erase one word of data EEPROM
   NVMCON = 0 \times 40.58;
   // Set up a pointer to the EEPROM location to be erased
   TBLPAG = __builtin_tblpage(&eeData); // Initialize EE Data page pointer
                                           // Initizlize lower word of address
   offset = __builtin_tbloffset(&eeData);
   __builtin_tblwtl(offset, 0);
                                           // Write EEPROM data to write latch
   asm volatile ("disi #5");
                                            // Disable Interrupts For 5 Instructions
    builtin write NVM();
                                            // Issue Unlock Sequence & Start Write Cycle
                                            // Optional: Poll WR bit to wait for
   while (NVMCONbits.WR=1);
                                            // write sequence to complete
```

#### 6.4.1.1 Data EEPROM Bulk Erase

To erase the entire data EEPROM (bulk erase), the address registers do not need to be configured because this operation affects the entire data EEPROM. The following sequence helps in performing a bulk erase:

- 1. Configure NVMCON to Bulk Erase mode.
- 2. Clear the NVMIF status bit and enable the NVM interrupt (optional).
- 3. Write the key sequence to NVMKEY.
- 4. Set the WR bit to begin the erase cycle.
- 5. Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).

A typical bulk erase sequence is provided in Example 6-3.

#### 6.4.2 SINGLE-WORD WRITE

To write a single word in the data EEPROM, the following sequence must be followed:

- Erase one data EEPROM word (as mentioned in the previous section) if the PGMONLY bit (NVMCON<12>) is set to '1'.
- 2. Write the data word into the data EEPROM latch.
- Program the data word into the EEPROM:
   Configure the NVMCON register to program one EEPROM word
  - (NVMCON<5:0> = 0001xx).
  - Clear the NVMIF status bit and enable the NVM interrupt (optional).
  - Write the key sequence to NVMKEY.
  - Set the WR bit to begin the erase cycle.
  - Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).
  - To get cleared, wait until NVMIF is set.

A typical single-word write sequence is provided in Example 6-4.

### EXAMPLE 6-3: DATA EEPROM BULK ERASE

// Set up NVMCON to bulk erase the data EEPROM NVMCON =  $0 \times 4050$ ;

// Disable Interrupts For 5 Instructions
asm volatile ("disi #5");

// Issue Unlock Sequence and Start Erase Cycle
\_\_builtin\_write\_NVM();

### EXAMPLE 6-4: SINGLE-WORD WRITE TO DATA EEPROM

```
int attribute ((space(eedata))) eeData = 0x1234;
                                                    // New data to write to EEPROM
  int newData;
/*-----
The variable eeData must be a Global variable declared outside of any method
the code following this comment can be written inside the method that will execute the write
* /
  unsigned int offset;
  // Set up NVMCON to erase one word of data EEPROM
  NVMCON = 0 \times 4004;
  // Set up a pointer to the EEPROM location to be erased
  TBLPAG = __builtin_tblpage(&eeData); // Initialize EE Data page pointer
offset = __builtin_tbloffset(&eeData); // Initialize lower word of address
                                                   // Initizlize lower word of address
  builtin tblwtl(offset, newData);
                                                    // Write EEPROM data to write latch
  asm volatile ("disi #5");
                                                    // Disable Interrupts For 5 Instructions
   builtin write NVM();
                                                     // Issue Unlock Sequence & Start Write Cycle
  while(NVMCONbits.WR=1);
                                                     // Optional: Poll WR bit to wait for
                                                     // write sequence to complete
```

### 6.4.3 READING THE DATA EEPROM

To read a word from data EEPROM, the Table Read instruction is used. Since the EEPROM array is only 16 bits wide, only the TBLRDL instruction is needed. The read operation is performed by loading TBLPAG and WREG with the address of the EEPROM location, followed by a TBLRDL instruction.

A typical read sequence, using the Table Pointer management (builtin\_tblpage and builtin\_tbloffset) and Table Read (builtin\_tblrdl) procedures from the C30 compiler library, is provided in Example 6-5.

Program Space Visibility (PSV) can also be used to read locations in the data EEPROM.

### EXAMPLE 6-5: READING THE DATA EEPROM USING THE TBLRD COMMAND

```
int attribute ((space(eedata))) eeData = 0x1234;
                                       // Data read from EEPROM
int data;
/*_____
                                     _____
The variable eeData must be a Global variable declared outside of any method
the code following this comment can be written inside the method that will execute the read
_____
*/
  unsigned int offset;
  // Set up a pointer to the EEPROM location to be erased
  TBLPAG = __builtin_tblpage(&eeData); // Initialize EE Data page pointer
                                          // Initizlize lower word of address
  offset = __builtin_tbloffset(&eeData);
  data = __builtin_tblrdl(offset);
                                          // Write EEPROM data to write latch
```

### 7.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Resets, refer to the "PIC24F Family Reference Manual", Section 40. "Reset with Programmable Brown-out Reset" (DS39728).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDTR: Watchdog Timer Reset
- BOR: Brown-out Reset
- LPBOR: Low-Power BOR
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 7-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on Power-on Reset (POR) and unchanged by all other Resets.


Note: Refer to the specific peripheral or Section 3.0 "CPU" of this data sheet for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). A Power-on Reset will clear all bits except for the BOR and POR bits (RCON<1:0>) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer (WDT) and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

### FIGURE 7-1: RESET SYSTEM BLOCK DIAGRAM



**REGISTER 7-1:** 

RCON: RESET CONTROL REGISTER<sup>(1)</sup>

R/W-0, H	S R/W-0, HS	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	SBOREN	RETEN <sup>(3)</sup>	—	—	СМ	PMSLP
bit 15	·		•			•	bit 8
R/W-0, H	S R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7						•	bit 0
Legend:		HS = Hardwar	e Settable bit				
R = Reada	able bit	W = Writable b	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	TRAPR: Trap	Reset Flag bit					
	1 = A Trap Co	onflict Reset has	occurred				
	0 = A Trap Co	onflict Reset has	not occurred				
bit 14	IOPUWR: Ille	gal Opcode or l	Jninitialized W	Access Reset	Flag bit		
			on, an illegal a	ddress mode o	or Uninitialized V	/ register used	as an Address
		aused a Reset I opcode or Unir	vitialized W/ Re	set has not oc	curred		
bit 13	0	oftware Enable/E			curred		
DIC 13		Irned on in softw		K DIL			
		irned off in softw					
bit 12		ention Sleep Mo					
	1 = Regulate	ed voltage supply	y provided by f		Regulator (RETF		
	-			the main Voltag	ge Regulator (VF	REG) during Sle	eep
bit 11-10	-	ted: Read as '0					
bit 9	-	ation Word Misr		-			
	•	uration Word Mis uration Word Mis			ed		
bit 8	PMSLP: Prog	gram Memory Po	ower During S	leep bit			
		memory bias vo					
	0 = Program Standby		oltage is pow	vered down du	iring Sleep and	the voltage re	gulator enters
bit 7	EXTR: Extern	nal Reset (MCLF	R) Pin bit				
		Clear (pin) Res					
		Clear (pin) Res					
bit 6		IRE RESET (Instru					
	-	instruction has I					
hit E		instruction has r oftware Enable/[					
bit 5	1 = WDT is e						
	0 = WDT is d						
Note 4:		ototuo kite		od in cofficient	Cotting or f !!		
Note 1:	All of the Reset cause a device	-	be set of clear	eu in sottware.	Setting one of th		ware does not
2:	If the FWDTEN		pit is '1' (unpro	grammed), the	e WDT is alwavs	enabled regard	dless of the
	SWDTEN bit se		· ·	- /	,	<u> </u>	
3:	This is impleme	nted on PIC24F	V16KMXXX p	arts only: not u	sed on PIC24F1	6KMXXX devic	es.

3: This is implemented on PIC24FV16KMXXX parts only; not used on PIC24F16KMXXX devices.

### **REGISTER 7-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)**

bit 4	WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred
bit 3	SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode
bit 2	IDLE: Wake-up from Idle Flag bit 1 = Device has been in Idle mode 0 = Device has not been in Idle mode
bit 1	<b>BOR:</b> Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred (the BOR is also set after a POR) 0 = A Brown-out Reset has not occurred
bit 0	<ul> <li>POR: Power-on Reset Flag bit</li> <li>1 = A Power-up Reset has occurred</li> <li>0 = A Power-up Reset has not occurred</li> </ul>

- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTENx Configuration bit is '1' (unprogrammed), the WDT is always enabled regardless of the SWDTEN bit setting.
  - 3: This is implemented on PIC24FV16KMXXX parts only; not used on PIC24F16KMXXX devices.

### TABLE 7-1: RESET FLAG BIT OPERATION

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	_

Note: All Reset flag bits may be set or cleared by the user software.

### 7.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. For more information, see Section 9.0 "Oscillator Configuration".

#### TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOSCx Configuration bits
BOR	(FNOSC<10:8>)
MCLR	COSCx Control bits
WDTO	(OSCCON<14:12>)
SWR	

### 7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR <sup>(6)</sup>	EC	TPOR + TPWRT	_	1, 2
	FRC, FRCDIV	TPOR + TPWRT	TFRC	1, 2, 3
	LPRC	TPOR + TPWRT	TLPRC	1, 2, 3
	ECPLL	TPOR + TPWRT	TLOCK	1, 2, 4
	FRCPLL	TPOR + TPWRT	TFRC + TLOCK	1, 2, 3, 4
	XT, HS, SOSC	TPOR+ TPWRT	Tost	1, 2, 5
	XTPLL, HSPLL	TPOR + TPWRT	Tost + Tlock	1, 2, 4, 5
BOR	EC	TPWRT	—	2
	FRC, FRCDIV	TPWRT	TFRC	2, 3
	LPRC	TPWRT	TLPRC	2, 3
	ECPLL	TPWRT	TLOCK	2, 4
	FRCPLL	TPWRT	TFRC + TLOCK	2, 3, 4
	XT, HS, SOSC	XT, HS, SOSC TPWRT		2, 5
	XTPLL, HSPLL	TPWRT	TFRC + TLOCK	2, 3, 4
All Others	Any Clock	—		None

### TABLE 7-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay.

- 2: TPWRT = 64 ms nominal if the Power-up Timer is enabled; otherwise, it is zero.
- **3:** TFRC and TLPRC = RC oscillator start-up times.
- **4:** TLOCK = PLL lock time.
- **5:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.
- 6: If Two-Speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.

Note: For detailed operating frequency and timing specifications, see Section 29.0 "Electrical Characteristics".

### 7.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer (OST) has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

### 7.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

### 7.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSCx bits in the Flash Configuration Word (FOSCSEL<2:0>); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

### 7.4 Brown-out Reset (BOR)

The PIC24FV16KM204 family devices implement a BOR circuit, which provides the user several configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> Configuration bits (FPOR<6:5,1:0>). There are a total of four BOR configurations, which are provided in Table 7-3.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below the set threshold point will reset the device. The chip will remain in BOR until VDD rises above the threshold.

If the Power-up Timer is enabled, it will be invoked after VDD rises above the threshold. Then, it will keep the chip in Reset for an additional time delay, TPWRT, if VDD drops below the threshold while the Power-up Timer is running. The chip goes back into a BOR and the Power-up Timer will be initialized. Once VDD rises above the threshold, the Power-up Timer will execute the additional time delay.

BOR and the Power-up Timer (PWRT) are independently configured. Enabling the Brown-out Reset does not automatically enable the PWRT.

### 7.4.1 LOW-POWER BOR (LPBOR)

The Low-Power BOR is an alternate setting for the BOR, designed to consume minimal power. In LPBOR mode, BORV (FPOR<6:5>) = 00. The BOR trip point is approximately 2.0V. Due to the low-current consumption, the accuracy of the LPBOR mode can vary.

Unlike the other BOR modes, LPBOR mode will not cause a device Reset when VDD drops below the trip point. Instead, it re-arms the POR circuit to ensure that the device will reset properly in the event that VDD continues to drop below the minimum operating voltage.

The device will continue to execute code when VDD is below the level of the LPBOR trip point. A device that requires falling edge BOR protection to prevent code from improperly executing should use one of the other BOR voltage settings.

### 7.4.2 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<13>). Setting SBOREN enables the BOR to function as previously described. Clearing the SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise, it is read as '0'.

Placing BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change the BOR configuration. It also allows the user to tailor the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when the BOR is under software con-
	trol, the Brown-out Reset voltage level is
	still set by the BORV<1:0> Configuration
	bits; it can not be changed in software.

### 7.4.3 DETECTING BOR

When BOR is enabled, the BOR bit (RCON<1>) is always reset to '1' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR and BOR bits are reset to '0' in the software immediately after any POR event. If the BOR bit is '1' while POR is '0', it can be reliably assumed that a BOR event has occurred.

### 7.4.4 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, BOR remains under hardware control and operates as previously described. However, whenever the device enters Sleep mode, BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

Note: BOR levels differ depending on device type; PIC24FV16KM204 devices are at different levels than those of PIC24F16KM204 devices. See Section 27.0 "Electrical Characteristics" for BOR voltage levels.

### 8.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Interrupt Controller, refer to the *"PIC24F Family Reference Manual"*, Section 8. *"Interrupts"* (DS39707).

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. It has the following features:

- Up to Eight Processor Exceptions and Software Traps
- · Seven User-Selectable Priority Levels
- Interrupt Vector Table (IVT) with up to 118 Vectors
- Unique Vector for Each Interrupt or Exception
   Source
- Fixed Priority within a Specified User Priority Level
- Alternate Interrupt Vector Table (AIVT) for Debug Support
- Fixed Interrupt Entry and Return Latencies

### 8.1 Interrupt Vector Table (IVT)

The IVT is shown in Figure 8-1. The IVT resides in the program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of eight non-maskable trap vectors, plus, up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

PIC24FV16KM204 family devices implement non-maskable traps and unique interrupts; these are summarized in Table 8-1.

### 8.1.1 ALTERNATE INTERRUPT VECTOR TABLE (AIVT)

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run-time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

### 8.2 Reset Sequence

A device Reset is not a true exception, because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the Program Counter (PC) to zero. The microcontroller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects the program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 8-1: PIC24F INTERRUPT VECTOR TABLE

1	Reset – GOTO Instruction	000000h	
	Reset – GOTO Address	000002h	
	Reserved	000004h	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	000014h	
	Interrupt Vector 1		
	—		
	—		
	<u> </u>		
×.	Interrupt Vector 52	00007Ch	Interrupt Vector Table (IVT)
orit	Interrupt Vector 53	00007Eh	
Pri	Interrupt Vector 54	000080h	
er	—		
Ord	—		
al (		0000506	
tur	Interrupt Vector 116 Interrupt Vector 117	0000FCh	
Decreasing Natural Order Priority		0000FEh	
bu	Reserved	000100h 000102h	
asi	Reserved Reserved	0001020	
cre	Oscillator Fail Trap Vector		
De	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		-
	Reserved		
	Interrupt Vector 0	000114h	
	Interrupt Vector 1		
	—		
	—		Alternate Interrupt Vector Table (AIVT)
	Interrupt Vector 52	00017Ch	
	Interrupt Vector 53	00017Eh	
	Interrupt Vector 54	000180h	
	—		
	—		
			<u> </u>
↓	Interrupt Vector 116	0001554	
v	Interrupt Vector 117	0001FEh	
	Start of Code	000200h	

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

### TABLE 8-1:TRAP VECTOR DETAILS

### TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS

			ΑΙΥΤ	Int	errupt Bit Loc	ations
Interrupt Source	Vector Number	IVT Address	Address	Address Flag		Priority
ADC1 – ADC1 Convert Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>
CLC1	96	0000D4h	0001D4h	IFS6<0>	IEC6<0>	IPC24<2:0>
CLC2	97	0000D6h	0001D6h	IFS6<1>	IEC6<1>	IPC24<6:4>
Comparator Interrupt	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>
СТМИ	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>
DAC1 – Buffer Update	78	0000B0h	0001B0h	IFS4<14>	IEC4<14>	IPC19<10:8>
DAC2 – Buffer Update	79	0000B2h	0001B2h	IFS4<15>	IEC4<15>	IPC19<14:12>
HLVD – High/Low-Voltage Detect	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC18<2:0>
ICN – Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>
INT0 – External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>
INT1 – External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>
INT2 – External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>
MCCP1 – Capture/Compare	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>
MCCP1 – Time Base	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>
MCCP2 – Capture/Compare	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>
MCCP2 – Time Base	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>
MCCP3 – Capture/Compare	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>
MCCP3 – Time Base	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>
MSSP1 – Bus Collision Interrupt	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>
MSSP1 – I2C/SPI Interrupt	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>
MSSP2 – Bus Collision Interrupt	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>
MSSP2 – I <sup>2</sup> C™/SPI Interrupt	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>
NVM – NVM Write Complete	15	000032h	000132h	IFS0<15>	IEC0<15>	IPC3<14:12>
RTCC – Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>
SCCP4 – Capture/Compare	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>
SCCP4 – Time Base	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>
SCCP5 – Capture/Compare	22	000040h	000140h	IFS1<6>	IEC1<6>	IPC5<10:8>
SCCP5 – Time Base	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>
TMR1 – Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>
UART1RX – UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>
UART1TX – UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>
UART2RX – UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>
UART2TX – UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>
ULPWU – Ultra Low-Power Wake-up	80	0000B4h	0001B4h	IFS5<0>	IEC5<0>	IPC20<2:0>

### 8.3 Interrupt Control and Status Registers

The PIC24FV16KM204 family of devices implements a total of 33 registers for the interrupt controller:

- INTCON1
- INTCON2
- · IFS0 through IFS6
- · IEC0 through IEC6
- IPC0 through IPC7, IPC10, IPC12, IPC15, IPC16, IPC18 through IPC20 and IPC24
- INTTREG

Global Interrupt Enable (GIE) control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the AIV table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals, or external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence. For example, the INT0 (External Interrupt 0) is depicted as having a vector number and a natural order priority of 0. The INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits are in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU Interrupt Priority Level. The user may change the current CPU Interrupt Priority Level by writing to the IPLx bits.

The CORCON register contains the IPL3 bit, which together with IPL<2:0>, also indicates the current CPU Interrupt Priority Level. IPL3 is a read-only bit so that the trap events cannot be masked by the user's software.

All Interrupt registers are described in Register 8-1 through Register 8-35, in the following sections.

### REGISTER 8-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0, HSC
_	—	—	—	—	—	—	DC <sup>(1)</sup>
bit 15							bit 8

R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC
IPL2 <sup>(2,3)</sup>	IPL1 <sup>(2,3)</sup>	IPL0 <sup>(2,3)</sup>	RA <sup>(1)</sup>	N <sup>(1)</sup>	0V <sup>(1)</sup>	Z <sup>(1)</sup>	C <sup>(1)</sup>
bit 7							bit 0

Legend:	HSC = Hardware Settable/0	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-9 Unimplemented: Read as '0'

- bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits<sup>(2,3)</sup>
  - 111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled
  - 110 = CPU Interrupt Priority Level is 6 (14)
  - 101 = CPU Interrupt Priority Level is 5 (13)
  - 100 = CPU Interrupt Priority Level is 4 (12)
  - 011 = CPU Interrupt Priority Level is 3 (11)
  - 010 = CPU Interrupt Priority Level is 2 (10)
  - 001 = CPU Interrupt Priority Level is 1 (9)
  - 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** See Register 3-1 for the description of these bits, which are not dedicated to interrupt control functions.
  - 2: The IPL<2:0> bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the Interrupt Priority Level if IPL3 = 1.
  - **3:** The IPLx Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

Note: Bit 8 and bits 4 through 0 are described in Section 3.0 "CPU".

### REGISTER 8-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	—	—	_	—		
bit 15			·		·	bit 8		
U-0	U-0	U-0	U-0	R/C-0, HSC	R/W-0	U-0	U-0	
_	—	—	—	IPL3 <sup>(2)</sup>	PSV <sup>(1)</sup>	—	—	
bit 7 bit								
Legend: C = Clearable bit			HSC = Hardwa	are Settable/C	learable bit			
R = Readabl	e bit	W = Writable I	oit	U = Unimplem	ented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unl			own	
bit 15-4	Unimplemen	ted: Read as '0	)'					
bit 3	IPL3: CPU In	terrupt Priority I	Level Status bi	t <sup>(2)</sup>				
	1 = CPU Interrupt Priority Level is greater than 7							
0 = CPU Interrupt Priority Level is 7 or less								
bit 1-0	Unimplemen	ted: Read as 'o	)'					
	-	for the state of the						
Note 1: Se	ee Register 3-2	for the descript	ion of this bit, v	which is not dec	licated to inter	rupt control fun	ctions.	

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

Note: Bit 2 is described in Section 3.0 "CPU".

	REGISTER 8-3:	INTCON1: INTERRUPT CONTROL REGISTER 1
--	---------------	---------------------------------------

R/W-0	U-0						
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:		HS = Hardware Settable bit					
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15	1 = Interrupt r	rrupt Nesting Disable bit nesting is disabled nesting is enabled					
bit 14-5	Unimplemen	ted: Read as '0'					
bit 4	MATHERR: A	rithmetic Error Trap Status bi	t				
		trap has occurred trap has not occurred					
bit 3	ADDRERR: A	Address Error Trap Status bit					
		error trap has occurred error trap has not occurred					
bit 2	STKERR: Sta	ick Error Trap Status bit					
		or trap has occurred or trap has not occurred					
bit 1	OSCFAIL: Os	cillator Failure Trap Status bi	t				

bit 0 Unimplemented: Read as '0'

1 = Oscillator failure trap has occurred0 = Oscillator failure trap has not occurred

R/W-0	R-0, HSC	U-0	U-0	U-0	U-0	U-0	U-0	
ALTIVT	DISI	—	_		—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
	—	—	_	—	INT2EP	INT1EP	INT0EP	
bit 7 bit 0								
Legend:         HSC = Hardware Settable/Clearable bit								
R = Readabl	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
bit 15	ALTIVT: Enat	ole Alternate Int	errupt Vector 7	lable bit				
	<ul> <li>1 = Uses Alternate Interrupt Vector Table (AIVT)</li> <li>0 = Uses standard (default) Interrupt Vector Table (IVT)</li> </ul>							
bit 14	DISI: DISI In	struction Status	s bit					
		ruction is active ruction is not ac						
bit 13-3	Unimplemen	ted: Read as '0	)'					
bit 2	INT2EP: Exte	ernal Interrupt 2	Edge Detect F	Polarity Select b	bit			
		s on the negative	U U					
bit 1	<ul> <li>Interrupt is on the positive edge</li> <li>INT1EP: External Interrupt 1 Edge Detect Polarity Select bit</li> </ul>							
	1 = Interrupt is on the negative edge							
	0 = Interrupt is on the positive edge							
bit 0	INT0EP: Exte	ernal Interrupt 0	Edge Detect F	Polarity Select b	oit			
		s on the negativ	U U					
	0 = Interrupt i	s on the positive	e edge					

### REGISTER 8-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER	8-5: IFS0:	INTERRUPT	FLAG STAT	US REGISTE	-R U				
R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	R/W-0, HS		
NVMIF	—	AD1IF	U1TXIF	U1RXIF	—	—	CCT2IF		
bit 15							bit 8		
R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS		
CCT1IF	CCP4IF	CCP3IF	_	T1IF	CCP2IF	CCP1IF	INT0IF		
bit 7							bit 0		
Legend:		HS = Hardwa	re Settable bit						
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN		
bit 15	NVMIF: NVM	Interrupt Flag	Status bit						
		request has occ request has not							
bit 14		ted: Read as '							
bit 13	•	Conversion Con		Flag Status bit	ł				
Sit TO		request has occ		i lay olalas bi	L				
	•	request has not							
bit 12	-	RT1 Transmitter		Status bit					
	1 = Interrupt request has occurred								
L:1 44	0 = Interrupt request has not occurred								
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit								
	•	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>							
bit 10-9	Unimplemented: Read as '0'								
bit 8	CCT2IF: Capture Compare 2 Timer Interrupt Flag Status bit								
	1 = Interrupt	request has occ request has not	curred						
bit 7	•	ture Compare ?		ot Elan Status k	nit				
		request has occ		or i lag Status t	JIL				
		request has not							
bit 6	•	ture Compare		pt Flag Status I	bit				
	-	request has occ							
	0 = Interrupt i	equest has not	occurred						
bit 5	CCP3IF: Cap	ture Compare 3	3 Event Interru	pt Flag Status b	bit				
	•	request has occ request has not							
bit 4	-	ted: Read as '							
bit 3	T1IF: Timer1	Interrupt Flag S	Status bit						
		request has occorrequest has not							
bit 2	•	ture Compare 2		ot Flag Status I	bit				
	1 = Interrupt	equest has occ	curred	pri lag claide i					
1.1.4	-	request has not							
bit 1	-	ture Compare		pt ⊢lag Status I	DIT				
		request has occ request has not							
bit 0	-	nal Interrupt 0							
SIL U		request has occ	-						
		request has not							

**IFS1: INTERRUPT FLAG STATUS REGISTER 1** 

**REGISTER 8-6:** 

R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	U-0	
U2TXIF	U2RXIF	INT2IF	CCT4IF	CCT3IF	—	_	—	
bit 15							bit 8	
U-0	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	
	CCP5IF		INT1IF	CNIF	CMIF	BCL1IF	SSP1IF	
bit 7							bit 0	
Legend:		HS = Hardwa	re Settable bit					
R = Readable		W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15		T2 Transmitter		Status bit				
		equest has occored on the request has not						
bit 14	-	RT2 Receiver Ir		atus hit				
		request has occ						
		equest has not						
bit 13	INT2IF: External Interrupt 2 Flag Status bit							
	1 = Interrupt request has occurred							
	0 = Interrupt request has not occurred							
bit 12	CCT4IF: Capture Compare 4 Timer Interrupt Flag Status bit							
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>							
bit 11	-	-		ot Flag Status t	hit			
	-	equest has oc		prinag otatus i				
		equest has not						
bit 10-7	Unimplemen	ted: Read as '	)'					
bit 6	CCP5IF: Cap	ture Compare	5 Event Interru	pt Flag Status I	oit			
		equest has occ						
		request has not						
bit 5	-	ted: Read as '						
bit 4		nal Interrupt 1	•					
		equest has occored and the request has not						
bit 3		Change Notifica		lag Status bit				
bit o	-	request has occ	-	lag clatac sit				
		equest has not						
bit 2	CMIF: Compa	arator Interrupt	Flag Status Bit	:				
		equest has occ						
	-	request has not						
bit 1				upt Flag Status	bit			
		equest has occored and the request has not						
bit 0	-	SP1 SPI/I <sup>2</sup> C Ev		lan Status hit				
		request has occ	•	ay olalus bil				
		equest has not						
	•							

### REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	U-0
—	—	—	—	—	—	CCT5IF	—
bit 15						•	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10	Unimplemented: Read as '0'
bit 9	CCT5IF: Capture Compare 5 Timer Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

bit 8-0 Unimplemented: Read as '0'

### REGISTER 8-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	R/W-0, HS	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIF	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0
—	—	—	—	—	BCL2IF	SSP2IF	—
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIF: Real-Time Clock and Calendar Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 13-3	Unimplemented: Read as '0'
bit 2	BCL2IF: MSSP2 I <sup>2</sup> C <sup>™</sup> Bus Collision Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SSP2IF: MSSP2 SPI/I <sup>2</sup> C Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	Unimplemented: Read as '0'

R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	U-0	U-0	R/W-0, HS
DAC2IF	DAC1IF	CTMUIF	—		_	—	HLVDIF
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0
					U2ERIF	U1ERIF	
bit 7							bit 0
Legend:		HS = Hardwar					
R = Readable		W = Writable I	oit		nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
1.11.45					. 1. 11		
bit 15	•	tal-to-Analog Co		rrupt Flag Stati	us dit		
		request has occ request has not					
bit 14		tal-to-Analog Co		rrupt Flag Stat	us bit		
	•	request has occ		hapting oldi			
		request has not					
bit 13	CTMUIF: CTM	MU Interrupt Fla	ag Status bit				
		request has occ					
	•	request has not					
bit 12-9	•	ted: Read as '0					
bit 8		n/Low-Voltage D		t Flag Status bi	t		
		request has occ request has not					
bit 7-3	•	ted: Read as '0					
bit 2	-	RT2 Error Interro		, bit			
		request has occ					
		request has not					
bit 1	U1ERIF: UAF	RT1 Error Interro	upt Flag Status	s bit			
		request has occ					
	0 = Interrupt r	request has not	occurred				
bit 0	Unimplemen	ted: Read as '0	)'				

### REGISTER 8-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

### REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	_	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
—	—	—	_	—	_	—	ULPWUIF
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 Unimplemented: Read as '0'

bit 0 ULPWUIF: Ultra Low-Power Wake-up Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

### REGISTER 8-11: IFS6: INTERRUPT FLAG STATUS REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS
—	—	—	—	—	—	CLC2IF	CLC1IF
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1 CLC2IF: Configurable Logic Cell 2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

bit 0 CLC1IF: Configurable Logic Cell 1 Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
NVMIE		AD1IE	U1TXIE	U1RXIE			CCT2IE
bit 15			•	•	•		bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CCT1IE	CCP4IE	CCP3IE		T1IE	CCP2IE	CCP1IE	INTOIE
bit 7				1 112		OOF ITE	bit
Legend: R = Readabl	o hit	W = Writable	hit		nented bit, read	1 25 '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	NOW/D
		1 - Dit 13 301					IOWIT
bit 15	NVMIE: NVM	Interrupt Enat	ole bit				
		request is enab					
bit 14	-	request is not e <b>ted:</b> Read as '					
bit 13	•		0 nplete Interrup	t Enable bit			
DIL 15		request is enab	• •				
	•	request is not e					
bit 12	U1TXIE: UAF	RT1 Transmitte	r Interrupt Ena	ble bit			
		equest is enab					
	•	request is not e					
bit 11			nterrupt Enable	e bit			
		request is enat request is not e					
bit 10-9		ted: Read as '					
bit 8	CCT2IE: Cap	ture Compare	2 Timer Interru	pt Enable bit			
		request is enab					
	•	request is not e					
bit 7		•	1 Timer Interru	pt Enable bit			
		request is enat request is not e					
bit 6		•	4 Event Interru	ipt Enable bit			
		equest is enab					
	-	request is not e					
bit 5	-	•	3 Event Interru	ipt Enable bit			
		request is enat request is not e					
bit 4		ted: Read as '					
bit 3	•	Interrupt Enab					
		equest is enab					
	•	request is not e					
bit 2	-	-	2 Event Interru	ipt Enable bit			
		request is enat request is not e					
bit 1			1 Event Interru	ipt Enable bit			
	-	equest is enat					
		equest is not e					
bit 0		nal Interrupt 0					
	1	request is enab	المط				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
U2TXIE	U2RXIE	INT2IE	CCT4IE	CCT3IE	—		—	
bit 15							bit 8	
U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	CCP5IE		INT1IE	CNIE	CMIE	BCL1IE	SSP1IE	
bit 7							bit (	
Legend:								
R = Readab		W = Writable		U = Unimplem				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 14 bit 13 bit 12	0 = Interrupt r U2RXIE: UAF 1 = Interrupt r 0 = Interrupt r INT2IE: Exter 1 = Interrupt r 0 = Interrupt r	request is enable request is not e RT2 Receiver In request is enable request is not e rnal Interrupt 2 request is enable request is not e ture Compare	nabled nterrupt Enable led nabled Enable bit led nabled					
	1 = Interrupt r 0 = Interrupt r	equest is enab equest is not e	led nabled					
bit 11	1 = Interrupt r	ture Compare equest is enab equest is not e	led	ipt Enable bit				
bit 10-7	Unimplemen	Unimplemented: Read as '0'						
bit 6	CCP5IE: Cap	ture Compare	5 Event Interru	upt Enable bit				
		equest is enab equest is not e						
bit 5	Unimplemen	ted: Read as '	0'					

bit 5       Unimplemented: Read as '0'         bit 4       INT1IE: External Interrupt 1 Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 3       CNIE: Input Change Notification Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 3       CNIE: Comparator Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 2       CMIE: Comparator Interrupt Enable bit         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 1       BCL1IE: MSSP1 I <sup>2</sup> C™ Bus Collision Interrupt Enable b         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       SSP1IE: MSSP1 SPI/I <sup>2</sup> C Event Interrupt Enable bit         1 = Interrupt request is enabled       1 = Interrupt request is not enabled		<ul><li>1 = Interrupt request is enabled</li><li>0 = Interrupt request is not enabled</li></ul>
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 3       CNIE: Input Change Notification Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 2       CMIE: Comparator Interrupt Enable bit         1 = Interrupt request is not enabled         0 = Interrupt request is not enabled         bit 1       BCL1IE: MSSP1 I <sup>2</sup> C™ Bus Collision Interrupt Enable b         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 1       BCL1IE: MSSP1 I <sup>2</sup> C™ Bus Collision Interrupt Enable b         1 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         0 = Interrupt request is not enabled       0 = Interrupt request is not enabled         bit 0       SSP1IE: MSSP1 SPI/I <sup>2</sup> C Event Interrupt Enable bit	bit 5	Unimplemented: Read as '0'
0 = Interrupt request is not enabled         bit 3       CNIE: Input Change Notification Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 2       CMIE: Comparator Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is enabled         bit 2       CMIE: Comparator Interrupt Enable bit         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 1       BCL1IE: MSSP1 I <sup>2</sup> C™ Bus Collision Interrupt Enable b         1 = Interrupt request is enabled       0 = Interrupt request is not enabled         bit 0       SSP1IE: MSSP1 SPI/I <sup>2</sup> C Event Interrupt Enable bit	bit 4	INT1IE: External Interrupt 1 Enable bit
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 2       CMIE: Comparator Interrupt Enable bit         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         0 = Interrupt request is not enabled         bit 1       BCL1IE: MSSP1 I <sup>2</sup> C™ Bus Collision Interrupt Enable b         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 0       SSP1IE: MSSP1 SPI/I <sup>2</sup> C Event Interrupt Enable bit		
1 = Interrupt request is enabled         0 = Interrupt request is not enabled         bit 1       BCL1IE: MSSP1 I <sup>2</sup> C™ Bus Collision Interrupt Enable b         1 = Interrupt request is enabled         0 = Interrupt request is not enabled         0 = Interrupt request is not enabled         bit 0       SSP1IE: MSSP1 SPI/I <sup>2</sup> C Event Interrupt Enable bit	bit 3	1 = Interrupt request is enabled
<ul> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> <li>bit 0 SSP1IE: MSSP1 SPI/I<sup>2</sup>C Event Interrupt Enable bit</li> </ul>	bit 2	1 = Interrupt request is enabled
-	bit 1	
0 = Interrupt request is not enabled	bit 0	1 = Interrupt request is enabled

### REGISTER 8-14: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
—	—	—	—	—	—	CCT5IE	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15-10	bit 15-10 Unimplemented: Read as '0'							

bit 9	CCT5IE: Capture Compare 5 Timer Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

### bit 8-0 Unimplemented: Read as '0'

### REGISTER 8-15: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIE	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
—	—	—	—	—	BCL2IE	SSP2IE	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIE: Real-Time Clock and Calendar Interrupt Enable bit
	<ul><li>1 = Interrupt request is enabled</li><li>0 = Interrupt request is not enabled</li></ul>
bit 13-3	Unimplemented: Read as '0'
bit 2	BCL2IE: MSSP2 I <sup>2</sup> C <sup>™</sup> Bus Collision Interrupt Enable bit
	<ul><li>1 = Interrupt request is enabled</li><li>0 = Interrupt request is not enabled</li></ul>
bit 1	SSP2IE: MSSP2 SPI/I <sup>2</sup> C Event Interrupt Enable bit
	<ul><li>1 = Interrupt request is enabled</li><li>0 = Interrupt request is not enabled</li></ul>
bit 0	Unimplemented: Read as '0'

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
DAC2IE	DAC1IE	CTMUIE	_	_	_	_	HLVDIE
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
					U2ERIE	U1ERIE	
bit 7					0221112	OTEINE	bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unknown	
bit 14 bit 13	DAC1IE: Digi 1 = Interrupt r 0 = Interrupt r CTMUIE: CTR 1 = Interrupt r 0 = Interrupt r	request is enab request is not e MU Interrupt Er request is enab request is not e	onverter 1 Inte led nabled nable bit led nabled	errupt Enable bi	it		
bit 12-9 bit 8	HLVDIE: High 1 = Interrupt r 0 = Interrupt r	ted: Read as ' n/Low-Voltage I request is enab request is not e	Detect Interrup led nabled	t Enable bit			
bit 7-3 bit 2	Unimplemented: Read as '0' U2ERIE: UART2 Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled						
bit 1	1 = Interrupt r	RT1 Error Interr equest is enab equest is not e	led				
bit 0	Unimplemen	ted: Read as '	)'				

### REGISTER 8-16: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

### REGISTER 8-17: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_		—	—	—	—	—	
bit 15	- -			•			bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	—	—	—	—		—	ULPWUIE	
bit 7 bit 0								
Legend:								

Logena.				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-1 Unimplemented: Read as '0'

bit 0 ULPWUIE: Ultra Low-Power Wake-up Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

### REGISTER 8-18: IEC6: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	_	CLC2IE	CLC2IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1 CLC2IE: Configurable Logic Cell 2 Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

bit 0 CLC1IE: Configurable Logic Cell 1 Interrupt Enable bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

### REGISTER 8-19: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	T1IP2	T1IP1	T1IP0		CCP2IP2	CCP2IP1	CCP2IP0					
bit 15		•	•				bit 8					
	D//// 4	D/// 0	DAMO		D 44/ 4	DAALO	DAALO					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	CCP1IP2	CCP1IP1	CCP1IP0	—	INT0IP2	INT0IP1	INT0IP0					
bit 7							bit					
Legend:												
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'						
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	-	ted: Read as '(										
bit 14-12		imer1 Interrupt	-									
	111 = Interrup	t is Priority 7 (h	nighest priority	interrupt)								
	•											
	•	•										
	001 = Interrup	nt is Priority 1										
	000 = Interrup	ot source is disa	abled									
bit 11	-											
	Unimplemen	ot source is disa <b>ted:</b> Read as '(	)'	Interrupt Priorit	v bits							
	Unimplemen CCP2IP<2:0>	ot source is disa ted: Read as '( ·: Capture Com	)' npare 2 Event l	-	y bits							
	Unimplemen CCP2IP<2:0>	ot source is disa <b>ted:</b> Read as '(	)' npare 2 Event l	-	y bits							
bit 11 bit 10-8	Unimplemen CCP2IP<2:0>	ot source is disa ted: Read as '( ·: Capture Com	)' npare 2 Event l	-	y bits							
	Unimplement CCP2IP<2:0> 111 = Interrup • •	ot source is disa ted: Read as '( Capture Corr t is Priority 7 (h	)' npare 2 Event l	-	y bits							
	Unimplement CCP2IP<2:0> 111 = Interrup • • • 001 = Interrup	ot source is disa ted: Read as '( •: Capture Corr t is Priority 7 (h ot is Priority 1	)' npare 2 Event l nighest priority	-	y bits							
bit 10-8	Unimplement CCP2IP<2:0> 111 = Interrup • • • 001 = Interrup 000 = Interrup	ot source is disa ted: Read as '( •: Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa	<sub>D</sub> ' npare 2 Event l nighest priority abled	-	y bits							
bit 10-8 bit 7	Unimplement CCP2IP<2:0> 111 = Interrup • • 001 = Interrup 000 = Interrup Unimplement	ot source is disa ted: Read as '( c Capture Corr t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(	<sub>D</sub> , npare 2 Event l nighest priority abled	interrupt)								
bit 10-8 bit 7	Unimplement CCP2IP<2:0> 111 = Interrup • • • 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0>	ot source is disa ted: Read as '( •: Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '( •: Capture Com	)' npare 2 Event l nighest priority abled )' npare 1 Event l	interrupt) Interrupt Priorit								
bit 10-8 bit 7	Unimplement CCP2IP<2:0> 111 = Interrup • • • 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0>	ot source is disa ted: Read as '( c Capture Corr t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(	)' npare 2 Event l nighest priority abled )' npare 1 Event l	interrupt) Interrupt Priorit								
bit 10-8 bit 7	Unimplement CCP2IP<2:0> 111 = Interrup • • • 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0>	ot source is disa ted: Read as '( •: Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '( •: Capture Com	)' npare 2 Event l nighest priority abled )' npare 1 Event l	interrupt) Interrupt Priorit								
bit 10-8 bit 7	Unimplement CCP2IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0> 111 = Interrup	ot source is disa ted: Read as '( •: Capture Com t is Priority 7 (h ot source is disa ted: Read as '( •: Capture Com t is Priority 7 (h	)' npare 2 Event l nighest priority abled )' npare 1 Event l	interrupt) Interrupt Priorit								
bit 10-8 bit 7	Unimplement CCP2IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0> 111 = Interrup 001 = Interrup	ot source is disa ted: Read as '( Capture Com t is Priority 7 (h ot is Priority 1 t source is disa ted: Read as '( Capture Com t is Priority 7 (h ot is Priority 1	<sub>D</sub> , npare 2 Event I nighest priority abled D npare 1 Event I nighest priority	interrupt) Interrupt Priorit								
bit 10-8 bit 7 bit 6-4	Unimplement CCP2IP<2:0> 111 = Interrup • • • 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0> 111 = Interrup • • • 001 = Interrup 000 = Interrup	ot source is disa ted: Read as '( : Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '( : Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa	o' npare 2 Event I nighest priority abled o' npare 1 Event I nighest priority	interrupt) Interrupt Priorit								
bit 10-8 bit 7 bit 6-4 bit 3	Unimplement CCP2IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup 000 = Interrup	ot source is disa ted: Read as '( : Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '( : Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '(	D' npare 2 Event l nighest priority abled D' npare 1 Event l nighest priority abled	interrupt) Interrupt Priorit interrupt)								
bit 10-8 bit 7 bit 6-4 bit 3	Unimplement CCP2IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement INT0IP<2:0>:	ot source is disa ted: Read as '( : Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '( : Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa	D' apare 2 Event I highest priority abled D' highest priority abled D' upt 0 Interrupt	interrupt) Interrupt Priorit interrupt) Priority bits								
bit 10-8 bit 7 bit 6-4 bit 3	Unimplement CCP2IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement INT0IP<2:0>:	ot source is disa ted: Read as '( ·: Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '( ·: Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '( External Intern	D' apare 2 Event I highest priority abled D' highest priority abled D' upt 0 Interrupt	interrupt) Interrupt Priorit interrupt) Priority bits								
	Unimplement CCP2IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement INT0IP<2:0>:	ot source is disa ted: Read as '( ·: Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '( ·: Capture Com t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '( External Intern	D' apare 2 Event I highest priority abled D' highest priority abled D' upt 0 Interrupt	interrupt) Interrupt Priorit interrupt) Priority bits								
bit 10-8 bit 7 bit 6-4 bit 3	Unimplement CCP2IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement CCP1IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement INT0IP<2:0>:	ot source is disa ted: Read as '( : Capture Corr t is Priority 7 (h ot is Priority 1 ot source is disa ted: Read as '( : Capture Corr t is Priority 7 (h ot is Priority 7 t is Priority 7 t is Priority 7 ot source is disa ted: Read as '( External Interr ot is Priority 7 (	D' apare 2 Event I highest priority abled D' highest priority abled D' upt 0 Interrupt	interrupt) Interrupt Priorit interrupt) Priority bits								

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	CCT1IP2	CCT1IP1	CCT1IP0		CCP4IP2	CCP4IP1	CCP4IP0					
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
_	CCP3IP2	CCP3IP1	CCP3IP0									
bit 7	0010112						bit C					
Legend:												
R = Readab		W = Writable	bit	-	nented bit, read							
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown					
L:4 / F	Uninenteneen	tad. Daad as "	.,									
bit 15	•	ted: Read as '			1.10							
bit 14-12		-	-	nterrupt Priority	/ DITS							
	111 = Interrupt is Priority 7 (highest priority interrupt)											
	•	•										
	•											
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled									
oit 11	•	ted: Read as '	)'									
	Unimplemen			Interrupt Priority	/ bits							
	Unimplemen CCP4IP<2:0>		pare 4 Event	Interrupt Priority v interrupt)	/ bits							
	Unimplemen CCP4IP<2:0>	Capture Com	pare 4 Event		/ bits							
bit 11 bit 10-8	Unimplemen CCP4IP<2:0>	Capture Com	pare 4 Event		/ bits							
	Unimplemen CCP4IP<2:0> 111 = Interrup • • • 001 = Interrup	: Capture Com ot is Priority 7 (	pare 4 Event highest priority		/ bits							
bit 10-8	Unimplement CCP4IP<2:0> 111 = Interrup • • • • • • • • • • • • • • • • • • •	: Capture Com ot is Priority 7 ( ot is Priority 1	pare 4 Event highest priority abled		y bits							
bit 10-8 bit 7	Unimplement CCP4IP<2:0> 111 = Interrup • • • • • • • • • • • • • • • • • • •	: Capture Com ot is Priority 7 ( ot is Priority 1 ot source is dis <b>ted:</b> Read as '(	pare 4 Event highest priority abled									
	Unimplement CCP4IP<2:0> 111 = Interrup • • • • • • • • • • • • • • • • • • •	: Capture Com ot is Priority 7 ( ot is Priority 1 ot source is dis <b>ted:</b> Read as '(	abled pare 3 Event	/ interrupt) Interrupt Priority								
bit 10-8 bit 7	Unimplement CCP4IP<2:0> 111 = Interrup • • • • • • • • • • • • • • • • • • •	•: Capture Com ot is Priority 7 ( ot is Priority 1 ot source is dis ted: Read as '( •: Capture Com	abled pare 3 Event	/ interrupt) Interrupt Priority								
bit 10-8 bit 7	Unimplement CCP4IP<2:0> 111 = Interrup • • • • • • • • • • • • • • • • • • •	•: Capture Com ot is Priority 7 ( ot is Priority 1 ot source is dis ted: Read as '( •: Capture Com	abled pare 3 Event	/ interrupt) Interrupt Priority								
bit 10-8 bit 7	Unimplement CCP4IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement CCP3IP<2:0> 111 = Interrup	: Capture Com ot is Priority 7 ( ot is Priority 1 ot source is dis <b>ted:</b> Read as ' : Capture Com ot is Priority 7 (	abled pare 3 Event	/ interrupt) Interrupt Priority								
bit 10-8 bit 7	Unimplement CCP4IP<2:0> 111 = Interrup 001 = Interrup 000 = Interrup Unimplement CCP3IP<2:0> 111 = Interrup 001 = Interrup	: Capture Com ot is Priority 7 ( ot is Priority 1 ot source is dis <b>ted:</b> Read as ' : Capture Com ot is Priority 7 (	abled bighest priority abled by apare 3 Event highest priority	/ interrupt) Interrupt Priority								

### REGISTER 8-20: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

### REGISTER 8-21: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	U1RXIP2	U1RXIP1	U1RXIP0	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—	—	—	CCT2IP2	CCT2IP1	CCT2IP0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown	
bit 15 bit 14-12 bit 11-3 bit 2-0	at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         Unimplemented: Read as '0'       U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits         111 = Interrupt is Priority 7 (highest priority interrupt)       .         .       .         001 = Interrupt is Priority 1       .         000 = Interrupt source is disabled       .         Unimplemented: Read as '0'       .         CCT2IP<2:0>: Capture Compare 2 Timer Interrupt Priority bits         111 = Interrupt is Priority 7 (highest priority interrupt)         .						

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	NVMIP2	NVMIP1	NVMIP0		_		_
bit 15					•		bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	AD1IP2	AD1IP1	AD1IP0	—	U1TXIP2	U1TXIP1	U1TXIP0
bit 7			1			1	bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 11-7	• • 001 = Interru 000 = Interru	upt is Priority 7( upt is Priority 1 upt source is dis nted: Read as '	abled	,			
bit 6-4	111 = Interru • • 001 = Interru	A/D Conversion opt is Priority 7 ( opt is Priority 1 opt source is dis	highest priority		bits		
bit 3	Unimplemer	nted: Read as '	0'				
bit 2-0		>: UART1 Tran: pt is Priority 7 (	•	•			
		ipt is Priority 1 ipt source is dis	abled				

### REGISTER 8-22: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

#### U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 CNIP2 CNIP1 CNIP0 CMIP2 CMIP1 CMIP0 bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 \_\_\_ BCL1IP2 BCL1IP1 BCL1IP0 SSP1IP2 SSP1IP1 SSP1IP0 \_\_\_\_ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 CNIP<2:0>: Input Change Notification Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 CMIP<2:0>: Comparator Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' bit 7 BCL1IP<2:0>: MSSP1 I<sup>2</sup>C<sup>™</sup> Bus Collision Interrupt Priority bits bit 6-4 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 **SSP1IP<2:0>:** MSSP1 SPI/I<sup>2</sup>C Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled

### REGISTER 8-23: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
—	—	—	_	_	CCP5IP2	CCP5IP1	CCP5IP0			
bit 15					-		bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
—	—	—	—	—	INT1IP2	INT1IP1	INT1IP0			
bit 7							bit 0			
Legend:										
R = Readab	ole bit	W = Writable b	bit	U = Unimplei	mented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown				
bit 15-11	-	ted: Read as '0								
bit 10-8	CCP5IP<2:0>	CP5IP<2:0>: Capture Compare 5 Event Interrupt Priority bits								
	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interrupt is Priority 1									
	000 = Interru	pt source is disa	bled							
bit 7-3	Unimplemen	ted: Read as '0	,							
bit 2-0	INT1IP<2:0>:	NT1IP<2:0>: External Interrupt 1 Priority bits								
		111 = Interrupt is Priority 7 (highest priority interrupt)								
	•									
	•									
	001 = Interru	pt is Priority 1								
	000 = Interru	pt source is disa	bled							

#### REGISTER 8-24: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

## REGISTER 8-25: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	CCT3IP2	CCT3IP1	CCT3IP0	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	—	_	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	כי				
bit 14-12	CCT3IP<2:0>	: Capture Com	pare 3 Timer I	nterrupt Priority	/ bits		
	111 = Interru	pt is Priority 7 (	highest priority	interrupt)			
	•						
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 11-0	Unimplemen	ted: Read as '	)'				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0				
bit 15					·		bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	INT2IP2	INT2IP1	INT2IP0	_	CCT4IP2	CCT4IP1	CCT4IP0				
bit 7							bit (				
Legend:											
R = Readab	le bit	W = Writable		U = Unimpler	nented bit, read	1 as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	Unimplement	ted: Read as '	0'								
bit 14-12	U2TXIP<2:0>	: UART2 Trans	smitter Interrup	t Priority bits							
	<pre>111 = Interrupt is Priority 7 (highest priority interrupt)</pre>										
	•										
	•										
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled								
bit 11	Unimplement	ted: Read as '	0'								
bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits										
	111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interrupt is Priority 1 000 = Interrupt source is disabled										
bit 7	Unimplement	ted: Read as '	0'								
bit 6-4	INT2IP<2:0>:	External Intern	rupt 2 Priority b	its							
	111 = Interrup	ot is Priority 7 (	highest priority	interrupt)							
	•										
	•										
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled								
bit 3	Unimplement	ted: Read as '	0'								
bit 2-0	CCT4IP<2:0>	: Capture Con	npare 4 Timer II	nterrupt Priority	y bits						
	111 = Interrup	ot is Priority 7 (	highest priority	interrupt)							
	•										
	•										
	001 = Interrup	nt is Priority 1									
		ot source is dis									

### REGISTER 8-26: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

## REGISTER 8-27: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15			•		•		bit 8

	U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	—	CCT5IP2	CCT5IP1	CCT5IP0	_	—	—	—
b	it 7							bit 0

Legend:				
R = Readable bit		W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-7	Unimpler	nented: Read as '0'		
bit 6-4	CCT5IP<	2:0>: Capture Compare 5 T	imer Interrupt Priority bits	
	111 <b>= Int</b> e	errupt is Priority 7 (highest p	priority interrupt)	
	•			
	•			

- 001 = Interrupt is Priority 1
- 000 = Interrupt source is disabled
- bit 3-0 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
_				_	BCL2IP2	BCL2IP1	BCL2IP0			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—	SSP2IP2	SSP2IP1	SSP2IP0	—	—	_	—			
bit 7							bit 0			
Legend:										
R = Readab		W = Writable			nented bit, read					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15-11	Unimplemented: Read as '0'									
bit 10-8	BCL2IP<2:0>: MSSP2 I <sup>2</sup> C <sup>™</sup> Bus Collision Interrupt Priority bits									
	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interrupt is Priority 1									
	000 = Interru	pt source is dis	abled							
bit 7	Unimplemen	ted: Read as '	כ'							
bit 6-4	SSP2IP<2:0>	: MSSP2 SPI/I	<sup>2</sup> C Event Inter	rupt Priority bit	S					
	111 = Interru	pt is Priority 7(	highest priority	/ interrupt)						
	•									
	•									
	• 001 = Interru	nt is Priority 1								
		pt is Fridity 1	abled							
bit 3-0	-	ted: Read as '								

### REGISTER 8-28: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

### REGISTER 8-29: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	RTCIP2	RTCIP1	RTCIP0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '0	)'				
bit 10-8	RTCIP<2:0>:	Real-Time Clo	ck and Calend	ar Interrupt Pric	ority bits		
		pt is Priority 7 (					
	•		5				
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7-0	Unimplemen	ted: Read as '	)'				

	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
_			—		U2ERIP2	U2ERIP1	U2ERIP0			
oit 15		•				•	bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—	U1ERIP2	U1ERIP1	U1ERIP0	—	—	—	—			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable bit		U = Unimplen	nented bit, read	ad as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-11	Unimplemented: Read as '0'									
bit 10-8	U2ERIP<2:0>: UART2 Error Interrupt Priority bits									
	111 = Interrupt is Priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interrupt is Priority 1									
	000 = Interrupt source is disabled									
	000 = Interru	ot source is dis	abled							
bit 7	•	ot source is dis ted: Read as '(								
bit 7 bit 6-4	Unimplemen		)'	ity bits						
	Unimplemen U1ERIP<2:0>	ted: Read as '	)' Interrupt Prior	•						
	Unimplemen U1ERIP<2:0>	ted: Read as '( •: UART1 Error	)' Interrupt Prior	•						
	Unimplemen U1ERIP<2:0>	ted: Read as '( •: UART1 Error	)' Interrupt Prior	•						
	Unimplemen U1ERIP<2:0> 111 = Interrup • • • 001 = Interrup	ted: Read as '( •: UART1 Error ot is Priority 7 () ot is Priority 1	<sup>)'</sup> Interrupt Prior highest priority	•						
	Unimplemen U1ERIP<2:0> 111 = Interrup • • • 001 = Interrup	ted: Read as '( •: UART1 Error ot is Priority 7 ()	<sup>)'</sup> Interrupt Prior highest priority	•						

#### REGISTER 8-30: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

## REGISTER 8-31: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
		_	—	—	HLVDIP2	HLVDIP1	HLVDIP0	
bit 7		·		•	•		bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				

I				
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- •

bit 2-0

-

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	DAC2IP2	DAC2IP1	DAC2IP0		DAC1IP2	DAC1IP1	DAC1IP0			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
	CTMUIP2	CTMUIP1	CTMUIP0		_		—			
bit 7	·	·			·		bit C			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is set		0' = Bit is cleared x = Bit is						
bit 15	Unimplement	ted. Dood oo '	<b>`</b>							
bit 15 bit 14-12	-	ted: Read as '			upt Priority bits					
	<ul> <li>111 = Interrupt is Priority 7 (highest priority interrupt)</li> <li>.</li> </ul>									
	• 001 = Interrupt is Priority 1									
1.11.4.4	•	ot source is dis								
bit 11	Unimplemented: Read as '0'									
bit 10-8	<b>DAC1IP&lt;2:0&gt;:</b> Digital-to-Analog Converter 1 Event Interrupt Priority bits									
	<ul> <li>111 = Interrupt is Priority 7 (highest priority interrupt)</li> </ul>									
	•									
	•									
	001 = Interrupt is Priority 1									
	000 = Interrupt source is disabled Unimplemented: Read as '0'									
oit 7										
	Unimplemen	ted: Read as '	)'	5						
	Unimplemen CTMUIP<2:0		)' upt Priority bit							
	Unimplemen CTMUIP<2:0	ted: Read as 'd >: CTMU Interr	)' upt Priority bit							
bit 7 bit 6-4	Unimplemen CTMUIP<2:0	ted: Read as 'd >: CTMU Interr	)' upt Priority bit							
	Unimplemen CTMUIP<2:0 111 = Interrup • • • 001 = Interrup	ted: Read as '( >: CTMU Interr ot is Priority 7 (	<sub>)</sub> , upt Priority bit highest priority							

### REGISTER 8-32: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

#### REGISTER 8-33: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	ULPWUIP2	ULPWUIP1	ULPWUIP0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
bit 15-3	Unimplemen	ted: Read as '0	)'				
bit 2-0	ULPWUIP<2	:0>: Ultra Low-F	⊃ower Wake-u	p Interrupt Prio	rity bits		

**ULPWUIP<2:0>:** Ultra Low-Power Wake-up Interrupt Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)

- 001 = Interrupt is Priority 1
- 000 = Interrupt source is disabled

# REGISTER 8-34: IPC24: INTERRUPT PRIORITY CONTROL REGISTER 24

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	CLC2IP2	CLC2IP1	CLC2IP0	—	CLC1IP2	CLC1IP1	CLC1IP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	CLC2IP<2:0>: CLC2 Interrupt Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	CLC1IP<2:0>: CLC1 Interrupt Priority bits
	111 = Interrupt is Priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is Priority 1
	000 = Interrupt source is disabled

### REGISTER 8-35: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0
CPUIRQ		VHOLD		ILR3	ILR2	ILR1	ILR0
bit 15		•	·			•	bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7	VECINONIO	VECINONIS	VLONONI	VECINONIS	VEONOMZ	VECINOIVIT	bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	CPUIRO: Inte	errupt Request	from Interrunt	Controller CPI	l bit		
bit 15			•		been Acknow	edged by the	CPU (this will
		vhen the CPU					0. 0 (and m
	0 = No interr	upt request is l	eft unacknowle	edged			
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	VHOLD: Vect	or Hold bit					
					rupt is Stored in		
			ntain the value	e of the highe	est priority pend	ding interrupt,	instead of the
	current ir		tain the value	of the last Ac	knowledged int	errunt (last inte	errunt that has
					ther interrupts a		
bit 12	Unimplemen	ted: Read as '	0'				
bit 11-8	ILR<3:0>: Ne	w CPU Interru	pt Priority Lev	el bits			
	1111 <b>= CPU</b>	Interrupt Priorit	ty Level is 15				
	•						
	•						
	• 0001 = CPU	Interrupt Priorit	v I evel is 1				
		Interrupt Priorit					
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-0	VECNUM<6:	0>: Vector Nun	nber of Pendin	g Interrupt bits	5		
	0111111 = lr	nterrupt vector	pending is Nu	mber 135			
	•						
	•						
	• 0000001 <b>= I</b> r	nterrupt vector	nendina is Nu	mber 0			

## 8.4 Interrupt Setup Procedures

#### 8.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

**Note:** At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

### 8.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR (Interrupt Service Routine) and initialize the IVT with the correct vector address depends on the programming language (i.e., C or assembly), and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

### 8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, 0Eh, with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

# 9.0 OSCILLATOR CONFIGURATION


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on oscillator configuration, refer to the *"PIC24F Family Reference Manual"*, Section 38. "Oscillator with 500 kHz Low-Power FRC" (DS39726).

The oscillator system for the PIC24FV16KM204 family of devices has the following features:

 A total of five external and internal oscillator options as clock sources, providing 11 different clock modes.

- On-chip 4x Phase Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources.
- Software-controllable switching between various clock sources.
- Software-controllable postscaler for selective clocking of CPU for system power savings.
- System frequency range declaration bits for EC mode. When using an external clock source, the current consumption is reduced by setting the declaration bits to the expected frequency range.
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown.

A simplified diagram of the oscillator system is shown in Figure 9-1.



# FIGURE 9-1: PIC24FV16KM204 FAMILY CLOCK DIAGRAM

# 9.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins

The PIC24FV16KM204 family devices consist of two types of secondary oscillator:

- High-Power Secondary Oscillator
- Low-Power Secondary Oscillator

These can be selected by using the SOSCSEL (FOSC<5>) bit.

- · Fast Internal RC (FRC) Oscillator
  - 8 MHz FRC Oscillator
  - 500 kHz Lower Power FRC Oscillator
- Low-Power Internal RC (LPRC) Oscillator with two modes:
  - High-Power/High-Accuracy mode
  - Low-Power/Low-Accuracy mode

The primary oscillator and 8 MHz FRC sources have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, Fcy. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

# 9.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset (POR) event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory (for more information, see Section 26.1 "Configuration Bits"). The Primary Oscillator Configuration bits, POSCMD<1:0> (FOSC<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), select the oscillator source that is used at a POR. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The secondary oscillator, or one of the internal oscillators, may be chosen by programming these bit locations. The EC mode Frequency Range Configuration bits, POSCFREQ<1:0> (FOSC<4:3>), optimize power consumption when running in EC mode. The default configuration is "frequency range is greater than 8 MHz".

The Configuration bits allow users to choose between the various clock modes, shown in Table 9-1.

# 9.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSMx Configuration bits (FOSC<7:6>) are used jointly to configure device clock switching and the FSCM. Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM<1:0> are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Notes
8 MHz FRC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
500 kHz FRC Oscillator with Postscaler (LPFRCDIV)	Internal	11	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	00	100	1
Primary Oscillator (HS) with PLL Module (HSPLL)	Primary	10	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
8 MHz FRC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
8 MHz FRC Oscillator (FRC)	Internal	11	000	1

# TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: The OSCO pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

## 9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers (SFRs):

- OSCCON
- CLKDIV
- · OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

The Clock Divider register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The FRC Oscillator Tune register (Register 9-3) allows the user to fine-tune the FRC oscillator over a range of approximately  $\pm 5.25\%$ . Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount.

## **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0, HSC	R-0, HSC	R-0, HSC	U-0	R/W-x <sup>(1)</sup>	R/W-x <sup>(1)</sup>	R/W-x <sup>(1)</sup>
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0, HSC	U-0	R-0, HSC <sup>(2)</sup>	U-0	R/CO-0, HS	R/W-0 <sup>(3)</sup>	R/W-0	R/W-0
CLKLOCK	—	LOCK	—	CF	SOSCDRV	SOSCEN	OSWEN
bit 7							bit 0

Legend:	HSC = Hardware Settable/C	learable bit	
HS = Hardware Settable bit	CO = Clearable Only bit	SO = Settable Only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	COSC<2:0>: Current Oscillator Selection bits
	<ul> <li>111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV)</li> <li>110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV)</li> <li>101 = Low-Power RC Oscillator (LPRC)</li> <li>100 = Secondary Oscillator (SOSC)</li> <li>011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)</li> <li>010 = Primary Oscillator (XT, HS, EC)</li> <li>001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL)</li> <li>000 = 8 MHz FRC Oscillator (FRC)</li> </ul>
bit 11	Unimplemented: Read as '0'
bit 10-8	NOSC<2:0>: New Oscillator Selection bits <sup>(1)</sup>
	<ul> <li>111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV)</li> <li>110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV)</li> <li>101 = Low-Power RC Oscillator (LPRC)</li> <li>100 = Secondary Oscillator (SOSC)</li> <li>011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)</li> <li>010 = Primary Oscillator (XT, HS, EC)</li> <li>001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL)</li> <li>000 = 8 MHz FRC Oscillator (FRC)</li> </ul>
	Reset values for these bits are determined by the FNOSCx Configuration bits. This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

3: When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

## REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)


bit 7	CLKLOCK: Clock Selection Lock Enable bit <u>If FSCM is Enabled (FCKSM1 = 1):</u> 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit <u>If FSCM is Disabled (FCKSM1 = 0):</u>
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	Unimplemented: Read as '0'
bit 5	LOCK: PLL Lock Status bit <sup>(2)</sup>
	<ul> <li>1 = PLL module is in lock or PLL module start-up timer is satisfied</li> <li>0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled</li> </ul>
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	<ul> <li>1 = FSCM has detected a clock failure</li> <li>0 = No clock failure has been detected</li> </ul>
bit 2	<b>SOSCDRV</b> : Secondary Oscillator Drive Strength bit <sup>(3)</sup> 1 = High-power SOSC circuit is selected 0 = Low/high-power select is done via the SOSCSRC Configuration bit
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	<ul> <li>1 = Enables the secondary oscillator</li> <li>0 = Disables the secondary oscillator</li> </ul>
bit 0	OSWEN: Oscillator Switch Enable bit
	<ul> <li>1 = Initiates an oscillator switch to the clock source specified by the NOSC&lt;2:0&gt; bits</li> <li>0 = Oscillator switch is complete</li> </ul>
Note 1:	Reset values for these bits are determined by the FNOSCx Configuration bits.

- 2: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
- **3:** When SOSC is selected to run from a digital clock input, rather than an external crystal (SOSCSRC = 0), this bit has no effect.

REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER
--

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1			
ROI	DOZE2	DOZE1	DOZE0	DOZEN <sup>(1)</sup>	RCDIV2	RCDIV1	RCDIV0			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	_	_	—	_	—	—	—			
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15		r on Interrupt bi			-l					
	<ul> <li>1 = Interrupts clear the DOZEN bit, and reset the CPU and peripheral clock ratio to 1:1</li> <li>0 = Interrupts have no effect on the DOZEN bit</li> </ul>									
bit 14-12	•	CPU and Perip								
	111 = 1:128									
	110 = 1:64									
	101 = <b>1:32</b> 100 = <b>1:16</b>									
	100 = 1:16 011 = 1:8									
	010 = 1.4									
	001 = <b>1</b> : <b>2</b>									
	000 = 1:1									
bit 11	DOZEN: Doz	e Enable bit <sup>(1)</sup>								
				peripheral clock	ratio					
bit 10-8	<ul> <li>0 = CPU and peripheral clock ratio are set to 1:1</li> <li>RCDIV&lt;2:0&gt;: FRC Postscaler Select bits</li> </ul>									
	<u>When COSC&lt;2:0&gt; (OSCCON&lt;14:12&gt;) = <math>111</math>:</u>									
	111 = 31.25 kHz (divide-by-256)									
	110 = 125 kHz (divide-by-64)									
	101 = 250 kHz (divide-by-32)									
	100 = 500 kHz (divide-by-16) 011 = 1 MHz (divide-by-8)									
	011 = 1  MHz (divide-by-6) 010 = 2  MHz (divide-by-4)									
	001 = 4 MHz (divide-by-2) – default									
	000 = 8  MHz (divide-by-1)									
	When COSC<2:0> (OSCCON<14:12>) = 110:									
	111 = 1.95  kHz (divide-by-256)									
	110 = 7.81 kHz (divide-by-64) 101 = 15.62 kHz (divide-by-32)									
		•	,							
	100 = 31.25 kHz (divide-by-16) 011 = 62.5 kHz (divide-by-8)									
	011 <b>02.0</b> Ki		/							
	010 <b>= 125 k⊢</b>	lz (divide-by-4)								
	010 = <b>125 kH</b> 001 = <b>250 kH</b>		– default							

bit 7-0 Unimplemented: Read as '0'



**REGISTER 9-3:** 

U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—		—	—	—	—			
						bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	TUN5 <sup>(1)</sup>	TUN4 <sup>(1)</sup>	TUN3 <sup>(1)</sup>	TUN2 <sup>(1)</sup>	TUN1 <sup>(1)</sup>	TUN0 <sup>(1)</sup>			
						bit 0			
e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'				
POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
Unimplement	ted: Read as '	D'							
TUN<5:0>: FI	RC Oscillator T	uning bits <sup>(1)</sup>							
	11111 = Maximum frequency deviation								
•									
•									
000001									
000000 <b>= Ce</b>	nter frequency,	oscillator is ru	inning at factory	calibrated free	quency				
111111									
•									
•									
100001									
	nimum frequen	cy deviation							
	U-0 U-0 Difference Debit POR Unimplement TUN<5:0>: Fl 011111 = Ma 011110	U-0         R/W-0           U-0         TUN5 <sup>(1)</sup> E bit         W = Writable           POR         '1' = Bit is set           Unimplemented: Read as '0         TUN<5:0>: FRC Oscillator T           011111 = Maximum frequer         011110           •         •           •         •           000001         000000 = Center frequency,           11111         •           •         •           •         •           •         •           •         •           •         •           •         •           •         •           •         •           •         •           •         •	U-0         R/W-0         R/W-0           —         TUN5 <sup>(1)</sup> TUN4 <sup>(1)</sup> E bit         W = Writable bit           POR         '1' = Bit is set           Unimplemented: Read as '0'           TUN<5:0>: FRC Oscillator Tuning bits <sup>(1)</sup> 011111 = Maximum frequency deviation           011110           •           •           •           •           •           •           •           •           •           •	-         -         -         -           U-0         R/W-0         R/W-0         R/W-0           -         TUN5 <sup>(1)</sup> TUN4 <sup>(1)</sup> TUN3 <sup>(1)</sup> e bit         W = Writable bit         U = Unimplem           POR         '1' = Bit is set         '0' = Bit is clear           Unimplemented:         Read as '0'         TUN<5:0>: FRC Oscillator Tuning bits <sup>(1)</sup> 011111 = Maximum frequency deviation         011110           •         •         •           000001         000000 = Center frequency, oscillator is running at factory           111111         •           •         •           •         •           •         •           •         •           •         •	U-0         R/W-0         R/W-0         R/W-0         R/W-0           -         TUN5 <sup>(1)</sup> TUN4 <sup>(1)</sup> TUN3 <sup>(1)</sup> TUN2 <sup>(1)</sup> e bit         W = Writable bit         U = Unimplemented bit, read           POR         '1' = Bit is set         '0' = Bit is cleared           Unimplemented: Read as '0'         TUN<5:0>: FRC Oscillator Tuning bits <sup>(1)</sup> 01111 = Maximum frequency deviation           011110           •           •           •           •           •           •           •           •           •           •           •           •           •           •           •           •           •           •           •	U-0         R/W-0         R/W-0         R/W-0         R/W-0           -         TUN5 <sup>(1)</sup> TUN4 <sup>(1)</sup> TUN3 <sup>(1)</sup> TUN2 <sup>(1)</sup> TUN1 <sup>(1)</sup> e bit         W = Writable bit         U = Unimplemented bit, read as '0'           POR         '1' = Bit is set         '0' = Bit is cleared         x = Bit is unkr           Unimplemented: Read as '0'         TUN         TUNS         TUN         TUN           Unimplemented: Read as '0'         TUN         TUN         x = Bit is unkr           Unimplemented: Read as '0'         TUN         TUN         x = Bit is unkr           Unimplemented: Read as '0'         TUN         x = Bit is unkr           011111 = Maximum frequency deviation         011110         011110           •         •         •         •           000001         000000 = Center frequency, oscillator is running at factory calibrated frequency         111111           •         •         •           •         •         •         •			

**OSCTUN: FRC OSCILLATOR TUNE REGISTER** 

**Note 1:** Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

# 9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

### 9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 26.0 "Special Features"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and FSCM function are disabled; this is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

#### 9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically, as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits value is transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT, FSCM or RTCC with LPRC as a clock source is enabled) or SOSC (if SOSCEN remains enabled).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

The following code sequence for a clock switch is recommended:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8>, in two back-to-back instructions.
- 3. Write the new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0>, in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1 and Example 9-2.

#### EXAMPLE 9-1: ASSEMBLY CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in WO
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON,#0

#### EXAMPLE 9-2: BASIC 'C' CODE SEQUENCE FOR CLOCK SWITCHING

//Use compiler built-in function to write
new clock setting
\_\_builtin\_write\_OSCCONH(0x01); //0x01
switches to FRCPLL

```
//Use compiler built-in function to set the
OSWEN bit.
__builtin_write_OSCCONL(OSCCONL | 0x01);
```

//Optional: Wait for clock switch sequence
to complete
while(OSCCONbits.OSWEN == 1);

# 9.5 Reference Clock Output

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24FV16KM204 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 9-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIVx bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT); otherwise, if the ROSEL bit is not also set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

bit 15	DDIV2 RODI	V1 RODIV0 bit								
	U-0 U-C	bit								
	U-0 U-0									
U-0 U-0 U-0 U-0 U-0 U		) U-0								
		_								
bit 7		bit								
Legend:										
R = Readable bit W = Writable bit U = Unimplemented	l bit, read as '0'									
-n = Value at POR '1' = Bit is set '0' = Bit is cleared	x = Bit is	s unknown								
bit 15 <b>ROEN:</b> Reference Oscillator Output Enable bit										
1 = Reference oscillator is enabled on the REFO pin 0 = Reference oscillator is disabled										
bit 14 Unimplemented: Read as '0'										
bit 13 <b>ROSSLP:</b> Reference Oscillator Output Stop in Sleep bit	-									
1 = Reference oscillator continues to run in Sleep										
0 = Reference oscillator is disabled in Sleep										
bit 12 <b>ROSEL:</b> Reference Oscillator Source Select bit										
<ul> <li>1 = Primary oscillator is used as the base clock<sup>(1)</sup></li> <li>0 = System clock is used as the base clock; base clock reflects</li> </ul>	<ul> <li>1 = Primary oscillator is used as the base clock<sup>(1)</sup></li> <li>0 = System clock is used as the base clock; base clock reflects any clock switching of the device</li> </ul>									
bit 11-8 <b>RODIV&lt;3:0&gt;:</b> Reference Oscillator Divisor Select bits										
1111 = Base clock value divided by 32,768										
1110 = Base clock value divided by 16,384										
	1101 = Base clock value divided by 8,192									
	1100 = Base clock value divided by 4,096 1011 = Base clock value divided by 2,048									
1010 = Base clock value divided by 1,024										
1001 = Base clock value divided by 512	1001 = Base clock value divided by 512									
1000 = Base clock value divided by 256										
	0111 = Base clock value divided by 128 0110 = Base clock value divided by 64									
•	0110 - Base clock value divided by 04 0101 = Base clock value divided by 32									
0100 = Base clock value divided by 16										
0011 = Base clock value divided by 8	•									
0010 = Base clock value divided by 4										
0001 = Base clock value divided by 2 0000 = Base clock value										
bit 7-0 Unimplemented: Read as '0'										

## REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

**Note 1:** The crystal oscillator must be enabled using the FOSC<2:0> bits; the crystal maintains the operation in Sleep mode.

NOTES:

# 10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 57. "Power-Saving Features with VBAT" (DS30622).
 This FRM describes some features which are not implemented in this device. Sections related to the VBAT pin and Deep Sleep do not apply to the PIC24FV16KM204 family.

The PIC24FV16KM204 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- · Software Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

# 10.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

### 10.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The 'C' syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

#### 10.2.1 SLEEP MODE

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC with LPRC as the clock source is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification on the I/O ports or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

#### EXAMPLE 10-1: 'C' POWER-SAVING ENTRY

## 10.2.2 IDLE MODE

Idle mode includes these features:

- · The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.6 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is re-applied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

#### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

#### 10.2.3.1 Power-on Resets (PORs)

VDD voltage is monitored to produce PORs. When a true POR occurs, the entire device is reset.

### 10.3 Ultra Low-Power Wake-up

The Ultra Low-Power Wake-up (ULPWU) on pin, RB0, allows a slow falling voltage to generate an interrupt without excess current consumption.

To use this feature:

- 1. Charge the capacitor on RB0 by configuring the RB0 pin to an output and setting it to '1'.
- 2. Stop charging the capacitor by configuring RB0 as an input.
- 3. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the ULPWCON register.
- 4. Configure Sleep mode.
- 5. Enter Sleep mode.

When the voltage on RB0 drops below VIL, the device wakes up and executes the next instruction.

This feature provides a low-power technique for periodically waking up the device from Sleep mode.

The time-out is dependent on the discharge time of the RC circuit on RB0.

When the ULPWU module wakes the device from Sleep mode, the ULPWUIF bit (IFS5<0>) is set. Software can check this bit upon wake-up to determine the wake-up source.


See Example 10-2 for initializing the ULPWU module.

#### EXAMPLE 10-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

```
//*******
// 1. Charge the capacitor on RBO
TRISBbits.TRISB0 = 0;
   LATBbits.LATB0 = 1;
   for(i = 0; i < 10000; i++) Nop();
//*********
//2. Stop Charging the capacitor
  on RBO
11
//*****************************
   TRISBbits.TRISB0 = 1;
//3. Enable ULPWU Interrupt
//**********************************
IFS5bits.ULPWUIF = 0;
IEC5bits.ULPWUIE = 1;
IPC21bits.ULPWUIP = 0x7;
//********
//4. Enable the Ultra Low Power
11
   Wakeup module and allow
11
  capacitor discharge
//*******************************
   ULPWCONbits.ULPEN = 1;
   ULPWCONbit.ULPSINK = 1;
//*******************************
//5. Enter Sleep Mode
Sleep();
//for sleep, execution will
//resume here
```

A series resistor, between RB0 and the external capacitor provides overcurrent protection for the AN2/ULPWU/RB0 pin and enables software calibration of the time-out (see Figure 10-1).

#### FIGURE 10-1: SERIES RESISTOR



A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple, programmable Low-Voltage Detect (LVD) or temperature sensor.

### REGISTER 10-1: ULPWCON: ULPWU CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	
ULPEN		ULPSIDL	_	_		_	ULPSINK	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	—	_	—	_	—	
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable b	it	U = Unimplemented bit, read as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown	
bit 15	ULPEN: UL	PWU Module En	able bit					
	1 = Module							
	0 = Module							
bit 14	Unimpleme	nted: Read as '0	)'					
bit 13	ULPSIDL: U	JLPWU Stop in Io	lle Select bit					
		nues module ope			Idle mode			
	0 = Continue	es module opera	tion in Idle mod	е				
bit 12-9	Unimpleme	nted: Read as '0	)'					
bit 8	ULPSINK: U	JLPWU Current	Sink Enable bit					
	1 = Current	sink is enabled						
	0 = Current	sink is disabled						
bit 7-0	Unimpleme	nted: Read as '0	)'					

## 10.4 Voltage Regulator-Based Power-Saving Features

The PIC24FV16KM204 family series devices have a voltage regulator that has the ability to alter functionality to provide power savings. The on-chip regulator is made up of two basic modules: the Voltage Regulator (VREG) and the Retention Regulator (RETREG). With the combination of VREG and RETREG, the following power modes are available:

#### 10.4.1 RUN MODE

In Run mode, the main VREG is providing a regulated voltage with enough current to supply a device running at full speed and the device is not in Sleep Mode. The RETREG may or may not be running, but is unused.

#### 10.4.2 SLEEP MODE

In Sleep mode, the device is in Sleep and the main VREG is providing a regulated voltage to the core. By default, in Sleep mode, the regulator enters a low-power standby state which consumes reduced quiescent current. The PMSLP bit (RCON<8>) controls the regulator state in Sleep mode. If the PMSLP bit is set, the program Flash memory will stay powered on during Sleep mode and the regulator will stay in its full-power mode.

## 10.4.3 RETENTION REGULATOR

The Retention Regulator, sometimes referred to as the low-voltage regulator, is designed to provide power to the core at a lower voltage than the standard voltage regulator, while consuming significantly lower quiescent current. Refer to Section 27.0 "Electrical Characteristics" for the voltage output range of the RETREG. This regulator is only used in Sleep mode, and has limited output current to maintain the RAM and provide power for limited peripherals, such as the WDT, while the device is in Sleep. It is controlled by the RETCFG Configuration bit (FPOR<2>) and in firmware by the RETEN bit (RCON<12>). RETCFG must be programmed (= 0) and the RETEN bit must be set (= 1) for the Retention Regulator to be enabled.

### 10.4.4 RETENTION SLEEP MODE

In Retention Sleep mode, the device is in Sleep and all regulated voltage is provided solely by the RETREG, while the main VREG is disabled. Consequently, this mode provides the lowest Sleep power consumption, but has a trade-off of a longer wake-up time. The low-voltage Sleep wake-up time is longer than Sleep mode due to the extra time required to re-enable the VREG and raise the VDDCORE supply rail back to normal regulated levels.

Note: The PIC24FV16KM204 family devices do not have any internal voltage regulation, and therefore, do not support Retention Sleep mode.

# TABLE 10-1:VOLTAGE REGULATION CONFIGURATION SETTINGS FOR<br/>PIC24FV16KM204 FAMILY DEVICES

RETCFG Bit (FPOR<2>)	RETEN Bit (RCON<12>	PMSLP Bit (RCON<8>)	Power Mode During Sleep	Description
0	0	1	Sleep	VREG mode (normal) is unchanged during Sleep.
				RETREG is unused.
0	0	0	Sleep	VREG goes to Low-Power Standby mode during Sleep.
			(Standby)	RETREG is unused.
0	1	0	Retention	VREG is off during Sleep.
			Sleep	RETREG is enabled and provides Sleep voltage regulation.
1	х	1	Sleep	VREG mode (normal) is unchanged during Sleep.
				RETREG is disabled at all times.
1	х	0	Sleep	VREG goes to Low-Power Standby mode during Sleep.
			(Standby)	RETREG is disabled at all times.

### 10.5 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption. Meanwhile, the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

### 10.6 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMDx Control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMDx bits for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect, and read values will be invalid. Many peripheral modules have a corresponding PMDx bit.

In contrast, disabling a module by clearing its XXXEN bit, disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as when the PMDx bits are used. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

NOTES:

# 11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the I/O ports, refer to the "PIC24F Family Reference Manual", Section 12. "I/O Ports with Peripheral Pin Select (PPS)" (DS39711). Note that the PIC24FV16KM204 family devices do not support Peripheral Pin Select features.

All of the device pins (except VDD and Vss) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

# 11.1 Parallel I/O (PIO) Ports


A Parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Data Latch register (LAT), read the latch. Writes to the latch, write the latch. Reads from the port (PORT), read the port pins; writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





## 11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The maximum open-drain voltage allowed is the same as the maximum  $V_{\text{IH}}$  specification.

# 11.2 Configuring Analog Port Pins

The use of the ANSx and TRISx registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRISx bit set (input). If the TRISx bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORTx register, all pins configured as analog input channels will read as cleared (a low level). Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

### 11.2.1 ANALOG SELECTION REGISTER

I/O pins with shared analog functionality, such as A/D inputs and comparator inputs, must have their digital inputs shut off when analog functionality is used. Note that analog functionality includes an analog voltage being applied to the pin externally.

To allow for analog control, the ANSx registers are provided. There is one ANSx register for each port (ANSA, ANSB and ANSC). Within each ANSx register, there is a bit for each pin that shares analog functionality with the digital I/O functionality.

If a particular pin does not have an analog function, that bit is unimplemented. See Register 11-1 to Register 11-3 for implementation.

# REGISTER 11-1: ANSA: ANALOG SELECTION (PORTA)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	_	ANSA4 <sup>(1)</sup>	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 15-5 Unimplemented: Read as '0'

bit 4-0 ANSA<4:0>: Analog Select Control bits<sup>(1)</sup>

1 = Digital input buffer is not active (use for analog input)

0 = Digital input buffer is active

Note 1: The ANSA4 bit is not available on 20-pin devices.

#### REGISTER 11-2: ANSB: ANALOG SELECTION (PORTB)

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1
ANSB15	ANSB14	ANSB13	ANSB12	—	—	ANSB9	ANSB8
bit 15							bit 8

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSB7	ANSB6 <sup>(1)</sup>	ANSB5 <sup>(1)</sup>	ANSB4	ANSB3 <sup>(1)</sup>	ANSB2	ANSB1	ANSB0
bit 7							bit 0

# Legend:

Legena:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-12 ANSB<15:12>: Analog Select Control bits

- 1 = Digital input buffer is not active (use for analog input)0 = Digital input buffer is active
- bit 11-10 Unimplemented: Read as '0'
- bit 9-0 ANSB<9:0>: Analog Select Control bits<sup>(1)</sup>
  - 1 = Digital input buffer is not active (use for analog input)
  - 0 = Digital input buffer is active
- Note 1: The ANSB<6:5,3> bits are not available on 20-pin devices.

# REGISTER 11-3: ANSC ANALOG SELECTION (PORTC)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
_	—	—	—	—	ANSC2 <sup>(1,2)</sup>	ANSC1 <sup>(1,2)</sup>	ANSC0 <sup>(1,2)</sup>
bit 7							bit 0
Legend:							

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 ANSC<2:0>: Analog Select Control bits<sup>(1,2)</sup>

- 1 = Digital input buffer is not active (use for analog input)
- 0 = Digital input buffer is active

Note 1: These bits are not implemented in 20-pin devices.

2: These bits are not implemented in 28-pin devices.

## 11.2.2 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

# 11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows the PIC24FV16KM204 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 37 external signals (CN0 through CN36) that may be selected (enabled) for generating an interrupt request on a Change-of-State.

There are six control registers associated with the CN module. The CNEN1 and CNEN3 registers contain the interrupt enable control bits for each of the CNx input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CNx pin also has a weak pull-up/pull-down connected to it. The pull-ups act as a current source that is connected to the pin. The pull-downs act as a current sink to eliminate the need for external resistors when push button or keypad devices are connected.

On any pin, only the pull-up resistor or the pull-down resistor should be enabled, but not both of them. If the push button or the keypad is connected to VDD, enable the pull-down, or if they are connected to VSS, enable the pull-up resistors. The pull-ups are enabled separately using the CNPU1 and CNPU3 registers, which contain the control bits for each of the CNx pins.

Setting any of the control bits enables the weak pull-ups for the corresponding pins. The pull-downs are enabled separately using the CNPD1 and CNPD3 registers, which contain the control bits for each of the CNx pins. Setting any of the control bits enables the weak pull-downs for the corresponding pins.

When the internal pull-up is selected, the pin uses VDD as the pull-up source voltage. When the internal pull-down is selected, the pins are pulled down to Vss by an internal resistor. Make sure that there is no external pull-up source/pull-down sink when the internal pull-ups/pull-downs are enabled.

Note: Pull-ups and pull-downs on Change Notification (CN) pins should always be disabled whenever the port pin is configured as a digital output.

### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0; MOV W0, TRISB;	<pre>//Configure PORTB&lt;15:8&gt; as inputs and PORTB&lt;7:0&gt; as outputs</pre>
NOP;	//Delay 1 cycle
BTSS PORTB, #13;	//Next Instruction
Equivalent 'C' Code	
<pre>TRISB = 0xFF00; NOP();</pre>	//Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs //Delay 1 cycle
if(PORTBbits.RB13 == 1)	// execute following code if PORTB pin 13 is set.
}	

# 12.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on timers, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC) or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter


Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation During CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 12-1 illustrates a block diagram of the 16-bit Timer1 module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the Timer1 Interrupt Enable bit, T1IE. Use the Timer1 Interrupt Priority bits, T1IP<2:0>, to set the interrupt priority.



REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

bit 15 U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 U-0 U- TGATE TCKPS1 TCKPS0 - TSYNC TCS - bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TON: Timer1 On bit 1 = Starts 16-bit Timer1 0 = Stops 16-bit Timer1 0 = Timer1 uses the external clock from T1CK 0 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source 0 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source 0 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source 0 = Stop 10 = Timer1 Input Clock Prescale Select bits 1 = 1:256 10 = 1:64 0 = 1:8 00 = 1:1 bit 3 Unimplemented: Read as '0' bit 3 Unimplemented: Read as '0' bit 4 Unimplemented: Read as '0' bit 5.4 Unimplemented: Read as '0' bit 3 Unimplemented: Read as '0' bit 4 Unimplemented: Read as '0' bit 5.4 Unimplemented: Read as '0' 1 = Stop 10 = Timer1 Input Clock Prescale Select bits 1 = 1:256 10 = 1:64 0 = 1:8 00 = 1:1 bit 3 Unimplemented: Read as '0' bit 3 Unimplemented: Read as '0' bit 4 Unimplemented: Read as '0' bit 5.4 Unimplemented: Read as '0' bit 3 Unimplemented: Read as '0' bit 4 Unimplemented: Read as '0' bit 5.4 Unimplemented: Read as '0' D = Som not synchronize external clock input 0 = Does not synchronize external clock input 0 = Does not synchron	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
U-0       RW-0       RW-0       RW-0       U-0       RW-0       RW-0       U-0         =       TGATE       TCKPS1       TCKPS0       =       TSYNC       TCS       =         bit 7       I       I       I       I       I       I       I         Legend:       R Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       n       n       n         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown       n	TON		TSIDL		_	—	TECS1 <sup>(1)</sup>	TECS0 <sup>(1)</sup>
-       TGATE       TCKPS1       TCKPS0       -       TSYNC       TCS       -         bit 7       I	bit 15							bit 8
-       TGATE       TCKPS1       TCKPS0       -       TSYNC       TCS       -         bit 7       I								
bit 7       i         Legend:       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       TON: Timer1 On bit       1       Starts 16-bit Timer1         0 = Stops 16-bit Timer1       0 = Stops 16-bit Timer1       0 = Stops 16-bit Timer1         0 = Stops 16-bit Timer1       0 = Stops 16-bit Timer1       0 = Stops 16-bit Timer1         1 = Discontinues module operation in Idle mode       0 = Continues module operation in Idle mode         bit 12-10       Unimplemented: Read as '0'         bit 9-8       TECS<1:0>: Timer1 Extended Clock Select bits <sup>(1)</sup> 1 = Reserved; do not use       1 = Timer1 uses the EXEnded Clock source         0 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source       0 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source         bit 7       Unimplemented: Read as '0'       1 = Gated time accumulation is disabled         bit 5.4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits         1 = 1:256       1 = 1:256         1 = 1:26       1 = 1:26         0 = 1:1       1 = Synchronizes external clock input         0 = 0 = 1:1       1 = Synchronizes external clock input         0 = Does not synchronize external clock	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TON: Timer1 On bit 1 = Starts 16-bit Timer1 0 = Stops 16-bit Timer1 bit 14 Unimplemented: Read as '0' bit 13 TSIDL: Timer1 Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation when device enters Idle mode 0 = Continues module operation when device enters Idle mode 0 = Continues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 Unimplemented: Read as '0' bit 9-8 TECS<1:0>: Timer1 Extended Clock Select bits <sup>(1)</sup> 1 = Reserve; do not use 10 = Timer1 uses the LPRC as the clock source 01 = Timer1 uses the LPRC as the clock source 01 = Timer1 uses the Execondary Oscillator (SOSC) as the clock source 01 = Timer1 uses the external clock from T1CK 00 = Timer1 uses the external clock form T1CK 00 = Timer1 uses the external clock SOSC) as the clock source 01 = Timer1 uses the external clock ISOSC) as the clock source 01 = Gated time accumulation is enabled 0 = Gated time accumulation is enabled 0 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:266 10 = 1:64 01 = 1:8 00 = 1:1 1 = Synchronizes external clock input When TCS = 0; This bit is ignored. When TCS = 0; This bit is ignored. bit 1 TCS: Timer1 External Clock input When TCS = 0; This bit is ignored. bit 1 TCS: Timer1 Clock Source Select bit 1 = Timer1 clock source is selected by TECS<1:0> 0 = Internal clock (FOSC/2) bit 0 Unimplemented: Read as '0'	—	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       TON: Timer1 On bit       1 = Starts 16-bit Timer1       0 = Stops 16-bit Timer1         0 = Stops 16-bit Timer1       0 = Stops 16-bit Timer1       0 = Stops 16-bit Timer1         bit 14       Unimplemented: Read as '0'       0'         bit 13       TSIDL: Timer1 Stop in Idle Mode bit       1 = Discontinues module operation when device enters Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode       0'         bit 12-10       Unimplemented: Read as '0'       0'         bit 9-8       TECS<(1:0): Timer1 Extended Clock Select bits <sup>(1)</sup> )       1 = Reserved; do not use         10 = Timer1 uses the LPRC as the clock source       0 = Timer1 uses the external clock from T1CK         00 = Timer1 uses the external clock from T1CK       0 = Timer1 uses the external clock from T1CK         01 = Timer1 uses the external clock from T1CK       0 = Timer1 Uses the accumulation is enabled         0 = Gated time accumulation is enabled       0 = Gated time accumulation is enabled         0 = Gated time accumulation is enabled       0 = Gated time accumulation is disabled         bit 5-4       TCKPS<-1:0>: Timer1 Input Clock Prescale Select bits	bit 7							bit (
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       TON: Timer1 On bit       1 = Starts 16-bit Timer1       0 = Stops 16-bit Timer1         0 = Stops 16-bit Timer1       0 = Stops 16-bit Timer1       0 = Stops 16-bit Timer1         bit 14       Unimplemented: Read as '0'       0'         bit 13       TSIDL: Timer1 Stop in Idle Mode bit       1 = Discontinues module operation when device enters Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode       0'         bit 12-10       Unimplemented: Read as '0'       0'         bit 9-8       TECS<(1:0): Timer1 Extended Clock Select bits <sup>(1)</sup> )       1 = Reserved; do not use         10 = Timer1 uses the LPRC as the clock source       0 = Timer1 uses the external clock from T1CK         00 = Timer1 uses the external clock from T1CK       0 = Timer1 uses the external clock from T1CK         01 = Timer1 uses the external clock from T1CK       0 = Timer1 Uses the accumulation is enabled         0 = Gated time accumulation is enabled       0 = Gated time accumulation is enabled         0 = Gated time accumulation is enabled       0 = Gated time accumulation is disabled         bit 5-4       TCKPS<-1:0>: Timer1 Input Clock Prescale Select bits	Logondy							
n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       TON: Timer1 On bit       1       Starts 16-bit Timer1         0 = Stops 16-bit Timer1       0       stops 16-bit Timer1         bit 13       TSIDL: Timer1 Stop in Idle Mode bit       1         1       Discontinues module operation when device enters Idle mode       0         0 = Continues module operation when device enters Idle mode       0       Continues module operation when device enters Idle mode         bit 14       Unimplemented: Read as '0'       11       Reserved; do not use       10         10 = Timer1 uses the LPRC as the clock source       11 = Timer1 uses the secondary Oscillator (SOSC) as the clock source       11         10 = Timer1 uses the secondary Oscillator (SOSC) as the clock source       11       Timer Sate as '0'         bit 6       TGATE: Timer1 Gated Time Accoumulation Enable bit       When TCS = 1;         This bit is ignored.       When TCS = 1;       This bit is ignored.         When TCS = 0;       1       Edate time accumulation is disabled       0         bit 5-4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits       11 = 1:266         10 = 1:164       0       <	-	le hit	W = Writable	hit	II – I Inimpler	mented bit read	1 26 (0)	
bit 15 <b>TON</b> : Timer1 On bit 1 = Starts 16-bit Timer1 0 = Stops 16-bit Timer1 bit 14 <b>Unimplemented</b> : Read as '0' bit 13 <b>TSIDL</b> : Timer1 Stop in Idle Mode bit 1 = Discontinues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode bit 12-10 <b>Unimplemented</b> : Read as '0' bit 9-8 <b>TECS&lt;1:0:</b> Timer1 Extended Clock Select bits <sup>(1)</sup> 11 = Reserved; do not use 10 = Timer1 uses the LPRC as the clock source 01 = Timer1 uses the LPRC as the clock source 01 = Timer1 uses the secondary Oscillator (SOSC) as the clock source bit 7 <b>Unimplemented</b> : Read as '0' bit 6 <b>TGATE</b> : Timer1 Gated Time Accumulation Enable bit <u>When TCS = 0;</u> 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled bit 5-4 <b>TCKPS&lt;1:0:</b> Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:84 00 = 1:11 bit 3 <b>Unimplemented</b> : Read as '0' <b>TSYNC</b> : Timer1 Extennal Clock Input Synchronization Select bit <u>When TCS = 1;</u> 1 = Synchronizes external clock input 0 = Does not synchronize external clock input When TCS = 0; This bit is ignored. bit 1 <b>TCS</b> : Timer1 Clock Source Select bit 1 = Timer1 clock Source is selected by TECS<1:0> 0 = Internal clock (Fosc/2) bit 0 <b>Unimplemented</b> : Read as '0'					•			own
1 = Starts 16-bit Timer1         0 = Stops 16-bit Timer1         bit 14       Unimplemented: Read as '0'         bit 13       TSIDL: Timer1 Stop in Idle Mode bit         1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         bit 12-10       Unimplemented: Read as '0'         bit 9-8       TECS-(1):: Timer1 Extended Clock Select bits <sup>(1)</sup> 11 = Reserved; do not use       10 = Timer1 uses the ternal clock from T1CK         00 = Timer1 uses the ternal clock from T1CK       00 = Timer1 uses the secondary Oscillator (SOSC) as the clock source         01 = Timer1 uses the ternal clock from T1CK       00 = Timer1 Gated Time Accumulation Enable bit         When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation is enabled         0 = Gated time accumulation is disabled       0 = Gated time accumulation is disabled         bit 5-4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits         11 = 1:256       10 = 1:64         01 = 1:8       00 = 1:1         bit 3       Unimplemented: Read as '0'         bit 4       Torsync: Timer1 External Clock input         0 = 1:0       0 = 1:1         bit 3       Unimplemented: Read as '0'         bit 4       TCS: Timer1 Clock Source Select bit								IOWIT
0 = Stops 16-bit Timer1         bit 14       Unimplemented: Read as '0'         bit 13       TSDL: Timer1 Stop in Idle Mode bit         1 = Discontinues module operation in Idle mode       0 = Continues module operation in Idle mode         bit 12-10       Unimplemented: Read as '0'         bit 9-8       TECS<1:0>: Timer1 Extended Clock Select bits <sup>(1)</sup> 11 = Reserved; do not use       10 = Timer1 uses the LPRC as the clock source         0 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source       0 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source         bit 7       Unimplemented: Read as '0'         bit 6       TGATE: Timer1 Gated Time Accumulation Enable bit         When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation is disabled         bit 5-4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits         11 = 1:266       10 = 1:64         01 = 1:1       11 = 1:266         10 = 1:1       12 = Synchronizes external clock input Synchronization Select bit         11 = Synchronizes external clock input       0 = Does not synchronize external clock input         0 = Does not synchronize external clock input       0 = Does not synchronize external clock input         0 = Does not synchronize external clock input       1 = Timer1 clock Source Select bit	bit 15	TON: Timer1	On bit					
bit 14       Unimplemented: Read as '0'         bit 13       TSIDL: Timer1 Stop in Idle Mode bit         1 = Discontinues module operation when device enters Idle mode         0 = Continues module operation in Idle mode         bit 12:10       Unimplemented: Read as '0'         bit 9-8       TECS<1:>: Timer1 Extended Clock Select bits <sup>(1)</sup> 11 = Reserved; do not use       10 = Timer1 uses the LPRC as the clock source         0 = Timer1 uses the Evernal clock from T1CK       00 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source         bit 7       Unimplemented: Read as '0'         bit 6       TGATE: Timer1 Gated Time Accumulation Enable bit         When TCS = 0:       1 = Gated time accumulation is enabled         0 = Gated time accumulation is disabled       5:4         bit 5-4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits         11 = 1:256       10 = 1:6         0 = 1:1       0i = 1:1         bit 3       Unimplemented: Read as '0'         bit 4       TCKPS<1:0>: Timer1 External Clock Input Synchronization Select bit         11 = 1:256       12         12       TSYNC: Timer1 External Clock Input Synchronization Select bit         11 = Synchronizes external clock input       0 = Does not synchronize external clock input         0 = Does not synchronize external clock input		1 = Starts 16	6-bit Timer1					
bit 13       TSID:: Timer1 Stop in Idle Mode bit         1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         bit 12-10       Unimplemented: Read as '0'         bit 9-8       TECS<1.0:: Timer1 Extended Clock Select bits <sup>(1)</sup> 1 = Reserved; do not use       10 = Timer1 uses the LPRC as the clock source         0 = Timer1 uses the external clock from TICK       00 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source         bit 7       Unimplemented: Read as '0'         bit 6       TGATE: Timer1 Gated Time Accumulation Enable bit         When TCS = 0;       1 = Gated time accumulation is enabled         0 = Gated time accumulation is disabled       0 = 1:1         bit 3       Unimplemented: Read as '0'         bit 4       TCKPS<1:0: Timer1 Input Clock Prescale Select bits		0 = Stops 16	6-bit Timer1					
1 = Discontinues module operation when device enters Idle mode         0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode         bit 12-10         Unimplemented: Read as '0'         bit 9-8         TECS<1:0>: Timer1 Extended Clock Select bits <sup>(1)</sup> 1 = Reserved: do not use         10 = Timer1 uses the LPRC as the clock source         01 = Timer1 uses the external clock from T1CK         00 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source         bit 7         Unimplemented: Read as '0'         bit 6         TGATE: Timer1 Gated Time Accumulation Enable bit         When TCS = 1:         This bit is ignored.         When TCS = 0:         1 = Cated time accumulation is enabled         0 = Gated time accumulation is disabled         bit 5-4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits         11 = 1:256         10 = 1:64         01 = 1:1         bit 3       Unimplemented: Read as '0'         bit 4       TSYNC: Timer1 External Clock Input Synchronization Select bit         When TCS = 1:       1 = Synchronize external clock input         0 = Does not synchronize external clock input       0 = Does not synchronize external clock input         0 = Do	bit 14	Unimplemer	nted: Read as '	0'				
0 = Continues module operation in Idle modebit 12-10Unimplemented: Read as '0'bit 9-8TECS<1:0>: Timer1 Extended Clock Select bits <sup>(1)</sup> 11 = Reserved; do not use11 = Timer1 uses the LPRC as the clock source01 = Timer1 uses the external clock from T1CK00 = Timer1 uses the secondary Oscillator (SOSC) as the clock sourcebit 7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bitWhen TCS = 1: This bit is ignored.When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1bit 3Unimplemented: Read as '0' bit 2bit 4Usersent Clock Input Synchronization Select bit When TCS = 0: This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit 1 = Timer1 Clock Source select bit 1 = Timer1 clock source is selected by TECS<1:0> 0 = Internal clock (FoSC/2)bit 0Unimplemented: Read as '0'	bit 13	TSIDL: Timer1 Stop in Idle Mode bit						
bit 12-10Unimplemented: Read as '0'bit 9-8TECS<1:0>: Timer1 Extended Clock Select bits <sup>(1)</sup> 11 = Reserved; do not use 10 = Timer1 uses the LPRC as the clock source 01 = Timer1 uses the external clock from T1CK 00 = Timer1 uses the secondary Oscillator (SOSC) as the clock sourcebit 7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bit When TCS = 1; This bit is ignored. When TCS = 0; 1 = Gated time accumulation is enabled 0 = Gated time accumulation is enabled 0 = Gated time accumulation is disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1bit 3Unimplemented: Read as '0' bit 2bit 4TSYNC: Timer1 External Clock Input Synchronization Select bit When TCS = 1; 1 = Synchronize external clock input 0 = Does not synchronize external clock input 0 = Does not synchronize external clock input When TCS = 0; This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit 1 = Timer1 clock source is selected by TECS<1:0> 0 = Internal clock (Fosc/2)bit 0Unimplemented: Read as '0'						dle mode		
bit 9-8 <b>TECS</b> -1:0:: Timer1 Extended Clock Select bits <sup>(1)</sup> 11 = Reserved; do not use       10 = Timer1 uses the LPRC as the clock source         01 = Timer1 uses the Secondary Oscillator (SOSC) as the clock source         bit 7       Unimplemented: Read as '0'         bit 6 <b>TGATE:</b> Timer1 Gated Time Accumulation Enable bit         When TCS = 1:       This bit is ignored.         When TCS = 0:       1 = Gated time accumulation is enabled         0 = Gated time accumulation is disabled       0 = Gated time accumulation is disabled         bit 5-4 <b>TCKPS</b> <1:0>: Timer1 Input Clock Prescale Select bits         11 = 1:256       10 = 1:64         01 = 1:8       00 = 1:1         bit 3       Unimplemented: Read as '0'         bit 4 <b>TSYNC:</b> Timer1 External Clock Input Synchronization Select bit         When TCS = 1:       1 = Synchronizes external clock input         0 = Does not synchronize external clock input       0 = Does not synchronize external clock input         When TCS = 1:       1 = Synchronizes external clock input         When TCS = 2:       This bit is ignored.         bit 1       TCS: Timer1 Clock Source Select bit         1 = Timer1 clock source is selected by TECS<1:0>       0 = Internal clock (FoSc/2)         bit 0       Unimplemented: Read as '0'	hit 12-10		-					
11 = Reserved; do not use10 = Timer1 uses the LPRC as the clock source01 = Timer1 uses the external clock from T1CK00 = Timer1 uses the Secondary Oscillator (SOSC) as the clock sourcebit 7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bitWhen TCS = 1: This bit is ignored.When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits11 = 1:256 10 = 1:64 00 = 1:1Dit 3Unimplemented: Read as '0'bit 4Observer to the select bitMiner 1 Clock Source Select bitThis bit is ignored.When TCS = 0: This bit is ignored.This bit is ignored.Dist of the selected by TECS<1:0> 0 = Internal clock (Fosc/2)bit 0Unimplemented: Read as '0'		•						
01 = Timer1 uses the external clock from T1CK 00 = Timer1 uses the Secondary Oscillator (SOSC) as the clock sourcebit 7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bit $\frac{When TCS = 1:}{This bit is ignored.}$ $\frac{When TCS = 0:}{1 = Gated time accumulation is enabled}$ $\frac{When TCS = 0:}{1 = Gated time accumulation is disabled}$ bit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 $\frac{When TCS = 1:}{1 = Synchronize external clock input0 = Does not synchronize external clock input\frac{When TCS = 0:}{This bit is ignored.}bit 1TCS: Timer1 Clock Source Select bit\frac{When TCS = 0:}{This bit is ignored.}bit 1TCS: Timer1 Clock Source Select bit\frac{When TCS = 0:}{This bit is ignored.}bit 1TCS: Timer1 Clock Source Select bit1 = Timer1 clock source is selected by TECS<1:0>0 = Internal clock (Fosc/2)bit 0Unimplemented: Read as '0'$								
00 = Timer1 uses the Secondary Oscillator (SOSC) as the clock sourcebit 7Unimplemented: Read as '0'bit 6TGATE: Timer1 Gated Time Accumulation Enable bit When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation is enabled $0 = Gated time accumulation is disabled$ bit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits $11 = 1:256$ $10 = 1:64$ $01 = 1:8$ $00 = 1:1$ bit 3Unimplemented: Read as '0'bit 4Unimplemented: Read as '0'bit 5TSYNC: Timer1 External Clock Input Synchronization Select bit When TCS = 1: $1 = Synchronize external clock input0 = Does not synchronize external clock input0 = Does not synchronize external clock input0 = Does not synchronize external clock input0 = Inimer1 Clock Source Select bit1 = Timer1 Clock (Fosc/2)bit 0Unimplemented: Read as '0'$								
bit 7       Unimplemented: Read as '0'         bit 6       TGATE: Timer1 Gated Time Accumulation Enable bit         When TCS = 1: This bit is ignored.       When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled         bit 5-4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1         bit 3       Unimplemented: Read as '0'         bit 4       TSYNC: Timer1 External Clock Input Synchronization Select bit When TCS = 1: 1 = Synchronizes external clock input 0 = Does not synchronize external clock input When TCS = 0: This bit is ignored.         bit 1       TCS: Timer1 Clock Source Select bit 1 = Timer1 clock source is selected by TECS<1:0> 0 = Internal clock (Fosc/2)         bit 0       Unimplemented: Read as '0'						e clock source		
bit 6TGATE: Timer1 Gated Time Accumulation Enable bit 	bit 7			-	(0000) 00 01			
This bit is ignored.When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1bit 3Unimplemented: Read as '0' bit 2bit 4TSYNC: Timer1 External Clock Input Synchronization Select bit When TCS = 1: 1 = Synchronize external clock input 0 = Does not synchronize external clock input When TCS = 0: This bit is ignored.bit 1TCS: Timer1 Clock Source Select bit 1 = Timer1 Clock Source is selected by TECS<1:0> 0 = Internal clock (Fosc/2)bit 0Unimplemented: Read as '0'		•			Enable bit			
When $TCS = 0$ : $1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabledbit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1bit 3Unimplemented: Read as '0' bit 2bit 4Unimplemented: Read as '0' 1 = Synchronizes external Clock Input Synchronization Select bit \frac{When TCS = 1:}{1 = Synchronizes external clock input} 0 = Does not synchronize external clock input 0 = Does not synchronize external clock input \frac{When TCS = 0:}{This bit is ignored.}bit 1TCS: Timer1 Clock Source Select bit 1 = Timer1 clock source is selected by TECS<1:0> 0 = Internal clock (Fosc/2)bit 0Unimplemented: Read as '0'$		When TCS =	<u>1:</u>					
1 = Gated time accumulation is enabled         0 = Gated time accumulation is disabled         bit 5-4       TCKPS<1:0>: Timer1 Input Clock Prescale Select bits         11 = 1:256         10 = 1:64         01 = 1:8         00 = 1:1         bit 3         Unimplemented: Read as '0'         bit 2         TSYNC: Timer1 External Clock Input Synchronization Select bit         When TCS = 1:         1 = Synchronizes external clock input         0 = Does not synchronize external clock input         0 = Does not synchronize external clock input         When TCS = 0:         This bit is ignored.         bit 1         TCS: Timer1 Clock Source Select bit         1 = Timer1 clock source is selected by TECS<1:0>         0 = Internal clock (Fosc/2)         bit 0       Unimplemented: Read as '0'		-						
<ul> <li>bit 5-4</li> <li>CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits</li> <li>11 = 1:256</li> <li>10 = 1:64</li> <li>01 = 1:8</li> <li>00 = 1:1</li> <li>bit 3</li> <li>Unimplemented: Read as '0'</li> <li>bit 2</li> <li>TSYNC: Timer1 External Clock Input Synchronization Select bit</li> <li>When TCS = 1:</li> <li>1 = Synchronizes external clock input</li> <li>0 = Does not synchronize external clock input</li> <li>When TCS = 0:</li> <li>This bit is ignored.</li> <li>bit 1</li> <li>tCS: Timer1 Clock Source Select bit</li> <li>1 = Timer1 clock source is selected by TECS&lt;1:0&gt;</li> <li>0 = Internal clock (Fosc/2)</li> <li>bit 0</li> <li>Unimplemented: Read as '0'</li> </ul>				n in anablad				
bit 5-4TCKPS<1:0>: Timer1 Input Clock Prescale Select bits $11 = 1:256$ $10 = 1:64$ $01 = 1:8$ $00 = 1:1$ bit 3bit 4Unimplemented: Read as '0'bit 5TSYNC: Timer1 External Clock Input Synchronization Select bitWhen TCS = 1: $1 =$ Synchronizes external clock input $0 =$ Does not synchronize external clock input $0 =$ Does not synchronize external clock input $When TCS = 0:$ This bit is ignored.bit 1bit 1TCS: Timer1 Clock Source Select bit $1 =$ Timer1 clock source is selected by TECS<1:0> $0 =$ Internal clock (Fosc/2)bit 0Unimplemented: Read as '0'								
$11 = 1:256$ $10 = 1:64$ $01 = 1:8$ $00 = 1:1$ bit 3 Unimplemented: Read as '0' bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit $\frac{When TCS = 1:}{1 = \text{ Synchronizes external clock input}}$ $0 = \text{ Does not synchronize external clock input}$ $\frac{When TCS = 0:}{\text{This bit is ignored.}}$ bit 1 TCS: Timer1 Clock Source Select bit $1 = \text{ Timer1 clock source is selected by TECS<1:0>}$ $0 = \text{ Internal clock (Fosc/2)}$ bit 0 Unimplemented: Read as '0'	bit 5-4				Select bits			
01 = 1:8 $00 = 1:1$ bit 3 Unimplemented: Read as '0' bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit $\frac{When TCS = 1:}{1 = Synchronizes external clock input}$ $0 = Does not synchronize external clock input$ $\frac{When TCS = 0:}{This bit is ignored.}$ bit 1 TCS: Timer1 Clock Source Select bit 1 = Timer1 clock source is selected by TECS<1:0> $0 = Internal clock (Fosc/2)$ bit 0 Unimplemented: Read as '0'			•					
00 = 1:1         bit 3       Unimplemented: Read as '0'         bit 2       TSYNC: Timer1 External Clock Input Synchronization Select bit         When TCS = 1:       1 = Synchronizes external clock input         0 = Does not synchronize external clock input       0 = Does not synchronize external clock input         When TCS = 0:       This bit is ignored.         bit 1       TCS: Timer1 Clock Source Select bit         1 = Timer1 clock source is selected by TECS<1:0>         0 = Internal clock (Fosc/2)         bit 0       Unimplemented: Read as '0'								
bit 3       Unimplemented: Read as '0'         bit 2       TSYNC: Timer1 External Clock Input Synchronization Select bit         When TCS = 1:       1 = Synchronizes external clock input         0 = Does not synchronize external clock input       When TCS = 0:         This bit is ignored.       TCS: Timer1 Clock Source Select bit         1 = Timer1 clock source is selected by TECS<1:0>       0 = Internal clock (Fosc/2)         bit 0       Unimplemented: Read as '0'								
bit 2       TSYNC: Timer1 External Clock Input Synchronization Select bit         When TCS = 1:       1 = Synchronizes external clock input         0 = Does not synchronize external clock input       When TCS = 0:         This bit is ignored.       TCS: Timer1 Clock Source Select bit         1 = Timer1 clock source is selected by TECS<1:0>       0 = Internal clock (Fosc/2)         bit 0       Unimplemented: Read as '0'	bit 3		nted: Read as '	0'				
1 = Synchronizes external clock input         0 = Does not synchronize external clock input         When TCS = 0:         This bit is ignored.         bit 1         TCS: Timer1 Clock Source Select bit         1 = Timer1 clock source is selected by TECS<1:0>         0 = Internal clock (Fosc/2)         bit 0         Unimplemented: Read as '0'	bit 2	-			nronization Se	lect bit		
<ul> <li>0 = Does not synchronize external clock input When TCS = 0: This bit is ignored.</li> <li>bit 1 TCS: Timer1 Clock Source Select bit 1 = Timer1 clock source is selected by TECS&lt;1:0&gt; 0 = Internal clock (Fosc/2)</li> <li>bit 0 Unimplemented: Read as '0'</li> </ul>								
When TCS = 0:         This bit is ignored.         bit 1         TCS: Timer1 Clock Source Select bit         1 = Timer1 clock source is selected by TECS<1:0>         0 = Internal clock (Fosc/2)         bit 0         Unimplemented: Read as '0'								
This bit is ignored.         bit 1       TCS: Timer1 Clock Source Select bit         1 = Timer1 clock source is selected by TECS<1:0>         0 = Internal clock (Fosc/2)         bit 0       Unimplemented: Read as '0'			-	external clock if	iput			
bit 1       TCS: Timer1 Clock Source Select bit         1 = Timer1 clock source is selected by TECS<1:0>         0 = Internal clock (FOSC/2)         bit 0         Unimplemented: Read as '0'								
0 = Internal clock (Fosc/2)bit 0Unimplemented: Read as '0'	bit 1	TCS: Timer1	Clock Source S	Select bit				
bit 0 Unimplemented: Read as '0'				elected by TEC	CS<1:0>			
<b>Note 1:</b> The TECSx bits are valid only when TCS = 1.	dit 0	Unimplemer	nted: Read as '	0'				
	Note 1: ⊤	he TECSx bits	are valid only w	hen TCS = 1.				

# 13.0 CAPTURE/COMPARE/PWM/ TIMER MODULES (MCCP AND SCCP)

Note:	This data sheet summarizes the features		
	of this group of PIC24F devices. It is not		
	intended to be a comprehensive refer-		
	ence source. For more information on the		
	MCCP/SCCP modules, refer to the		
	"PIC24F Family Reference Manual".		

PIC24FV16KM204 family devices include several Capture/Compare/PWM/Timer base modules, which provide the functionality of three different peripherals of earlier PIC24F devices. The module can operate in one of three major modes:

- General Purpose Timer
- · Input Capture
- Output Compare/PWM

The module is provided in two different forms, distinguished by the number of PWM outputs that the module can generate. Single output modules (SCCPs) provide only one PWM output. Multiple output modules (MCCPs) can provide up to six outputs and an extended range of power control features, depending on the pin count of the particular device. All other features of the modules are identical.


The SCCP and MCCP modules can be operated only in one of the three major modes at any time. The other modes are not available unless the module is reconfigured for the new mode. A conceptual block diagram for the module is shown in Figure 13-1. All three modes share a time base generator and a common Timer register pair (CCPxTMRH/L); other shared hardware components are added as a particular mode requires.

Each module has a total of seven control and status registers:

- CCPxCON1L (Register 13-1)
- CCPxCON1H (Register 13-2)
- CCPxCON2L (Register 13-3)
- CCPxCON2H (Register 13-4)
- CCPxCON3L (Register 13-5)
- CCPxCON3H (Register 13-6)
- CCPxSTATL (Register 13-7)

Each module also includes eight buffer/counter registers that serve as Timer Value registers or data holding buffers:

- CCPxTMRH/CCPxTMRL (Timer High/Low Counters)
- CCPxPRH/CCPxPRL (Timer Period High/Low)
- CCPxRA (Primary Output Compare Data Buffer)
- CCPxRB (Secondary Output Compare Data Buffer)
- CCPxBUFH/CCPxBUFL (Input Capture High/Low Buffers)




#### FIGURE 13-1: MCCPx/SCCPx CONCEPTUAL BLOCK DIAGRAM TIMER CLOCK GENERATOR

## 13.1 Time Base Generator

The Timer Clock Generator (TCG) generates a clock for the module's internal time base, using one of the clock signals already available on the microcontroller. This is used as the time reference for the module in its three major modes. The internal time base is shown in Figure 13-2.

### FIGURE 13-2: TIMER CLOCK GENERATOR



## 13.2 General Purpose Timer

Timer mode is selected when CCSEL = 0 and MOD<3:0> = 0000. The timer can function as a 32-bit timer or a dual 16-bit timer, depending on the setting of the T32 bit (Table 13-1).

TABLE 13-1:	TIMER OPERATION MODE
-------------	----------------------

T32 (CCPxCONL<5>)	Operating Mode
0	Dual Timer Mode (16-bit)
1	Timer Mode (32-bit)

Dual 16-Bit Timer mode provides a simple timer function with two independent 16-bit timer/counters. The primary timer uses CCPxTMRL and CCPxPRL. Only the primary timer can interact with other modules on the device. It generates the MCCPx Out Sync signals for use by other MCCP modules. It can also use the SYNC<4:0> bits signal generated by other modules.

The secondary timer uses CCPxTMRH and CCPxPRH. It is intended to be used only as a periodic interrupt source for scheduling CPU events. It does not generate an Output Sync/Trigger signal like the primary time base.

The 32-Bit Timer mode uses the CCPxTMRL and CCPxTMRH registers, together, as a single 32-bit timer. When CCPxTMRL overflows, CCPxTMRH increments by one. This mode provides a simple timer function when it is important to track long time periods. Note that the T32 bit (CCPxCON1L<5>) should be set before the CCPxTMRL or CCPxPRH registers are written to initialize the 32-bit timer.

# 13.2.1 SYNC AND TRIGGER OPERATION

There are eight inputs available to the clock generator,

which are selected using the CLKSEL<2:0> bits

(CCPxCON1L<10:8>). The system clock is the default

source (CLKSEL<2:0> = 000). When other clock


sources are selected, clock input timing restrictions or


module operating restrictions may exist.

In both 16-bit and 32-bit modes, the timer can also function in either Synchronization ("Sync") or Trigger operation. Both use the SYNC<4:0> bits (CCPxCON1H<4:0>) to determine the input signal source. The difference is how that signal affects the timer.


In Sync operation, the timer Reset or clear occurs when the input selected by SYNC<4:0> is asserted. The timer immediately begins to count again from zero unless it is held for some other reason. Sync operation is used whenever the TRIGEN bit (CCPxCON1H<7>) is cleared. SYNC<4:0> can have any value except '11111'.

In Trigger operation, the timer is held in Reset until the input selected by SYNC<4:0> is asserted; when it occurs, the timer starts counting. Trigger operation is used whenever the TRIGEN bit is set. In Trigger mode, the timer will continue running after a Trigger event as long as the CCPTRIG bit is set. To clear CCPTRIG, the TRCLR bit must be set to clear the Trigger event, reset the timer and hold it at zero until another Trigger event occurs.









### 13.3 Output Compare Mode


Output Compare mode compares the Timer register value with the value of one or two Compare registers, depending on its mode of operation. The output compare module on compare match events has the ability to generate a single output transition or a train of output pulses. Like most PIC<sup>®</sup> MCU peripherals, the output compare module can also generate interrupts on a compare match event

Table 13-2 shows the various modes available in output compare modes.

MOD<3:0> (CCP1CONL<3:0>)	T32 (CCP1CONL<5>)	) Operating Mode			
0001	0	Output High on Compare (16-bit)			
0001	1	Output High on Compare (32-bit)			
0010	0	Output Low on Compare (16-bit)	Single Edge Mede		
0010	1	Output Low on Compare (32-bit)	Single-Edge Mode		
0011	0	Output Toggle on Compare (16-bit)			
0011	1	Output Toggle on Compare (32-bit)			
0100	0	Dual Edge Compare (16-bit)	Dual Edge Mode		
0101	0	Dual Edge Compare (16-bit buffered)	PWM Mode		
0110	0	Center-Aligned Pulse (16-bit buffered)	Center PWM		
0111	0	Variable Frequency Pulse (16-bit)			
0111	1	Variable Frequency Pulse (32-bit)			

### TABLE 13-2: OUTPUT COMPARE/PWM MODES






### 13.4 Input Capture Mode

Input Capture mode is used to capture a timer value from an independent timer base upon an event on an input pin or other internal Trigger source. The input capture features are useful in applications requiring frequency (time period) and pulse measurement. Figure 13-6 depicts a simplified block diagram of Input Capture mode. Input Capture mode uses a dedicated 16/32-bit, synchronous, up counting timer for the capture function. The timer value is written to the FIFO when a capture event occurs. The internal value may be read (with a synchronization delay) using the CCPxTMRH/L register.


To use Input Capture mode, the CCSEL bit (CCPxCON1L<4>) must be set. The T32 and the MOD<3:0> bits are used to select the proper Capture mode, as shown in Table 13-3.

MOD<3:0> (CCP1CONL<3:0>)	T32 (CCP1CONL<5>)	Operating Mode
0000	0	Edge Detect (16-bit capture)
0000	1	Edge Detect (32-bit capture)
0001	0	Every Rising (16-bit capture)
0001	1	Every Rising (32-bit capture)
0010	0	Every Falling (16-bit capture)
0010	1	Every Falling (32-bit capture)
0011	0	Every Rise/Fall (16-bit capture)
0011	1	Every Rise/Fall (32-bit capture)
0100	0	Every 4th Rising (16-bit capture)
0100	1	Every 4th Rising (32-bit capture)
0101	0	Every 16th Rising (16-bit capture)
0101	1	Every 16th Rising (32-bit capture)

TABLE 13-3: INPUT CAPTURE MODES



#### **INPUT CAPTURE x BLOCK DIAGRAM**



## 13.5 Auxiliary Output

The MCCP and SCCP modules have an auxiliary (secondary) output that provides other peripherals access to internal module signals. The auxiliary output is intended to connect to other MCCP or SCCP modules, or other digital peripherals, to provide these types of functions:

- Time Base Synchronization
- Peripheral Trigger and Clock Inputs
- Signal Gating

The type of output signal is selected using the AUXOUT<1:0> control bits (CCPxCON2H<4:3>). The type of output signal is also dependent on the module operating mode.

On the PIC24FV16KM204 family of parts, the following modules have access to the auxiliary output signal:

• CTMU

AUXOUT<1:0>	CCSEL	MOD<3:0>	Comments	Signal Description
				• .
00	х	XXXX	Auxiliary output disabled	No Output
01	0	0000	Time Base modes	Time Base Period Reset or Rollover
10				Special Event Trigger Output
11				No Output
01	0	0001	Output Compare modes	Time Base Period Reset or Rollover
10		through		Output Compare Event Signal
11		1111		Output Compare Signal
01	1	XXXX	Input Capture modes	Time Base Period Reset or Rollover
10				Reflects the Value of the ICDIS bit
11				Input Capture Event Signal

### TABLE 13-4: AUXILIARY OUTPUT

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CCPON	_	CCPSIDL	CCPSLP	TMRSYNC	CLKSEL2	CLKSEL1	CLKSEL0			
bit 15						•	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
TMRPS1	TMRPS0	T32	CCSEL	MOD3	MOD2	MOD1	MOD0			
bit 7							bit			
Legend:										
R = Readable		W = Writable		-	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN			
L:1 4 F			L]_ L:4							
bit 15		Px Module Ena		a apposition by t		control hito				
	1 = Module i		operating mou	e specified by tl						
bit 14	Unimplemen	ted: Read as '	)'							
bit 13	-	CPx Stop in Idle								
		•		device enters Id	lle mode					
	0 = Continue	es module opera	ation in Idle mo	de						
bit 12	CCPSLP: CC	Px Sleep Mode	e Enable bit							
		continues to ope	•							
L:1 44		loes not operat	-							
bit 11		Fime Base Clock		d to the interna	l system clock	e: timina rostria	tions apply			
				nized to the international			tions apply			
bit 10-8	CLKSEL<2:0	>: CCPx Time	Base Clock Se	elect bits						
	111 = Extern	al TCLKIA inpu	t							
	110 = External TCLKIB input									
	101 = CLC1 100 = System Oscillator (Eosc)									
	100 = System Oscillator (Fosc) 011 = LPRC (31 kHz source)									
	010 = Secondary Oscillator									
	001 = 8 MHz 000 = Systen									
bit 7-6	-	•: CCPx Time E	asa Drascala (	Select hits						
DIL 7-0	11 = 1:64 Pre			Select bits						
	10 = 1:16 Pre									
	01 = 1:4 Pres									
	00 = 1:1 Pres									
	T32: 32-Bit T	ime Base Selec	t bit							
bit 5					mnare or innut	oonturo tunoti				
bit 5		bit time base fo		edge output co edge output co						
bit 5 bit 4	0 = Uses 16-		or timer, single-	edge output co						
	0 = Uses 16- CCSEL: Cap	bit time base fo	or timer, single- Aode Select bit	edge output co						

### REGISTER 13-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS

#### REGISTER 13-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS (CONTINUED)

#### bit 3-0 MOD<3:0>: CCPx Mode Select bits

#### For CCSEL = 1 (Input Capture modes):

- 1xxx = Reserved
- Ollx = Reserved
- 0101 = Capture every 16th rising edge
- 0100 = Capture every 4th rising edge
- 0011 = Capture every rising and falling edge
- 0010 = Capture every falling edge
- 0001 = Capture every rising edge
- 0000 = Capture every rising and falling edge (Edge Detect mode)

#### For CCSEL = 0 (Output Compare/Timer modes):

- 1111 = External Input mode: pulse generator is disabled, source is selected by ICS<2:0>
- 1110 = Reserved
- 110x = Reserved
- 10xx = Reserved
- 0111 = Variable Frequency Pulse mode
- 0110 = Center-Aligned Pulse Compare mode, buffered
- 0101 = Dual Edge Compare mode, buffered
- 0100 = Dual Edge Compare mode
- 0011 = 16-Bit/32-Bit Single-Edge mode, toggle output on compare match
- 0010 = 16-Bit/32-Bit Single-Edge mode, drive output low on compare match
- 0001 = 16-Bit/32-Bit Single-Edge mode, drive output high on compare match
- 0000 = 16-Bit/32-Bit Timer mode, output functions are disabled

OPSSRC <sup>(</sup> bit 15 R/W-0 TRIGEN bit 7 Legend: R = Readal -n = Value a	R/W-0 ONESHOT ble bit at POR OPSSRC: Our 1 = Output pc 0 = Output pc	R/W-0 ALTSYNC <sup>(3)</sup> W = Writable b '1' = Bit is set tput Postscaler ostscaler scales	-	'0' = Bit is clea	OPS2 R/W-0 SYNC2 hented bit, read	OPS1 R/W-0 SYNC1 I as '0' x = Bit is unkn	OPS0 bit R/W-0 SYNC0 bit
R/W-0 TRIGEN bit 7 Legend: R = Readal -n = Value a	ONESHOT ble bit at POR OPSSRC: Our 1 = Output pc 0 = Output pc	ALTSYNC <sup>(3)</sup> W = Writable b '1' = Bit is set tput Postscaler	SYNC4	U = Unimplem '0' = Bit is clea	SYNC2	SYNC1	R/W-0 SYNC0 bit
TRIGEN bit 7 Legend: R = Readal -n = Value a	ONESHOT ble bit at POR OPSSRC: Our 1 = Output pc 0 = Output pc	ALTSYNC <sup>(3)</sup> W = Writable b '1' = Bit is set tput Postscaler	SYNC4	U = Unimplem '0' = Bit is clea	SYNC2	SYNC1	SYNC0 bit
TRIGEN bit 7 Legend: R = Readal -n = Value a	ONESHOT ble bit at POR OPSSRC: Our 1 = Output pc 0 = Output pc	ALTSYNC <sup>(3)</sup> W = Writable b '1' = Bit is set tput Postscaler	SYNC4	U = Unimplem '0' = Bit is clea	SYNC2	SYNC1	SYNC0 bit
bit 7 <b>Legend:</b> R = Readal -n = Value a	ble bit at POR OPSSRC: Out 1 = Output pc 0 = Output pc	W = Writable b '1' = Bit is set tput Postscaler	it	U = Unimplem '0' = Bit is clea	nented bit, read	l as '0'	bit
<b>Legend:</b> R = Readal -n = Value a	OPSSRC: Our 1 = Output pc 0 = Output pc	'1' = Bit is set tput Postscaler	-	'0' = Bit is clea			
R = Readal -n = Value a	OPSSRC: Our 1 = Output pc 0 = Output pc	'1' = Bit is set tput Postscaler	-	'0' = Bit is clea			own
R = Readal -n = Value a	OPSSRC: Our 1 = Output pc 0 = Output pc	'1' = Bit is set tput Postscaler	-	'0' = Bit is clea			own
	<b>OPSSRC:</b> Out 1 = Output po 0 = Output po	tput Postscaler	Source Selec	'0' = Bit is clea			own
	<b>OPSSRC:</b> Out 1 = Output po 0 = Output po	•	Source Selec	· · · ··(1)			
bit 15	1 = Output po 0 = Output po	•	Source Selec	(1)			
	0 = Output po	stscaler scales		t bit <sup>(1)</sup>			
					s		
	DTDCCN. Dat	stscaler scales		errupt events			
bit 14		trigger Enable b					
		e can be retrigg e may not be re					
bit 13-12		e may not be re					
bit 11-8	-	CCPx Interrupt (		ale Select hite	3)		
	1111 = Interru	ipt every 16th ti ipt every 15th ti	me base perio	od match			
	0011 = Interru 0010 = Interru 0001 = Interru	upt every 5th tim upt every 4th tim upt every 3rd tin upt every 2nd tir upt after each tir	ne base period ne base period ne base period	d match or 4th i d match or 3rd i od match or 2nd	input capture e input capture	vent event	
bit 7		Px Trigger Enab					
		peration of time peration of time					
bit 6	ONESHOT: O	ne-Shot Mode I	Enable bit				
		Trigger mode i Trigger mode o		igger duration is	set by OSCN	T<2:0>	
bit 5	ALTSYNC: Ca	apture/Compare	PWMx Clock	< Select bits <sup>(3)</sup>			
		ate signal is use ile synchronizat					
bit 4-0		CCPx Synchron		-			
		5 for the definiti					
Note 1:	This control bit ha	s no function in	Input Capture	e modes.			
	This control bit has						
	Output postscale s				ılt in a FIFO buf	fer overflow for	Input Captur
	modes.	-					· ·

### REGISTER 13-2: CCPxCON1H: CCPx CONTROL 1 HIGH REGISTERS

SYNC<4:0>	Synchronization Source
00000	None; Timer with Rollover on CCPxPR Match or FFFFh
00001	MCCP1 or SCCP1 Sync Output
00010	MCCP2 or SCCP2 Sync Output
00011	MCCP3 or SCCP3 Sync Output
00100	MCCP4 or SCCP4 Sync Output
00101	MCCP5 or SCCP5 Sync Output
0011x	Unused
01000	External Interrupt 0
01001	External Interrupt 1
01010	External Interrupt 2
01011	Timer1 Sync Output
01100 <b>to</b> 10000	Unused
10001	CLC1 Output
10010	CLC2 Output
10011 <b>to</b> 10111	Unused
11000	Comparator 1
11001	Comparator 1
11010	Comparator 1
11011	A/D
11100	СТМИ
11101 and 11110	Unused
11111	None; Timer with Auto-Rollover (FFFFh $\rightarrow$ 0000h)

### TABLE 13-5: SYNCHRONIZATION SOURCES

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0
PWMRSEN	ASDGM	—	SSDG	—	_	—	_
bit 15	•						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable t	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea		= Bit is unknown	
bit 15	PWMRSEN:	CCPx PWM Re	start Enable b	it			
	1 = ASEVT b has ende		atically at the b	beginning of the	e next PWM pe	riod, after the s	hutdown inpu
			in software to	resume PWM a	activity on outp	ut pins	
bit 14	ASDGM: CCF	Px Auto-Shutdo	wn Gate Mode	e Enable bit			
	1 = Wait until	the next Time	Base Reset or	rollover for shu	Itdown to occu	r	
		the next Time I n event occurs i		rollover for shu	Itdown to occu	r	
bit 13	0 = Shutdown		mmediately	rollover for shu	itdown to occu	r	
	0 = Shutdown	n event occurs i	mmediately		itdown to occu	r	
bit 13 bit 12	0 = Shutdown Unimplement SSDG: CCPx 1 = Manually	n event occurs i ted: Read as '0 Software Shute	mmediately , down/Gate Co				ent (setting c
	0 = Shutdown Unimplemen SSDG: CCPx 1 = Manually ASDGM	n event occurs i ted: Read as '0 Software Shute force auto-shu	mmediately , down/Gate Co utdown, timer	ntrol bit			ent (setting c
bit 12	0 = Shutdown Unimplement SSDG: CCPx 1 = Manually ASDGM 1 0 = Normal m	n event occurs i ted: Read as '0 Software Shute force auto-shu bit still applies)	mmediately , down/Gate Co utdown, timer n	ntrol bit			ent (setting c
	0 = Shutdown Unimplemen SSDG: CCPx 1 = Manually ASDGM 0 = Normal m Unimplemen	n event occurs i ted: Read as '0 Software Shute force auto-shu bit still applies) nodule operation ted: Read as '0	mmediately down/Gate Co utdown, timer	ntrol bit	input capture s		ent (setting d


#### REGISTER 13-3: CCPxCON2L: CCPx CONTROL 2 LOW REGISTERS

#### TABLE 13-6: AUTO-SHUTDOWN AND GATING SOURCES

ASDGx Bits	Auto-Shutdown/Gating Source
0	Comparator 1 Output
1	Comparator 2 Output
2	Comparator 3 Output
3	SCCP4 Output Compare
4	SCCP5 Output Compare
5	CLC1 Output
6	OCFA Fault Input
7	OCFB Fault Input

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OENSYNC		OCFEN <sup>(1)</sup>	OCEEN <sup>(1)</sup>	OCDEN <sup>(1)</sup>	OCCEN <sup>(1)</sup>	OCBEN <sup>(1)</sup>	OCAEN
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ICGSM1	ICGSM0	—	AUXOUT1	AUXOUT0	ICS2	ICS1	ICS0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	OENSYNC: (	Output Enable S	Synchronizatior	n bit			
				n the next Time	Base Reset o	r rollover	
	-	y output enable		nmediately			
bit 14	•	ted: Read as '					
bit 13-8		out Enable/Stee					
						compare or PW	
		al multiplexed o		x module, the			gic of anothe
bit 7-6			•	Mode Control	bits		
	11 = Reserve		0				
						oture events (IC	
						ture events (ICI	
		ensitive mode: a ble future capti	•	n gating source	will enable fut	ure capture ever	nts; a low leve
bit 5		ted: Read as '					
bit 4-3	-			Event Selectio	n hits		
bit <del>4</del> -0		-		t; no signal in T			
		•	•	ating mode (se			
		se rollover eve		<b>0</b>	,		
	00 = Disabled						
bit 2-0	•	out Capture So	urce Select bits	6			
	111 = Unuse						
	110 = CLC2 101 = CLC1						
	100 = Unuse						
		arator 3 output					
	010 = Compa	arator 2 output					
		arator 1 output					
	000 = Input C	Capture x (ICx)	I/O pin				

#### REGISTER 13-4: CCPxCON2H: CCPx CONTROL 2 HIGH REGISTERS



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	-	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	DT5	DT4	DT3	DT2	DT1	DT0
bit 7						•	bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at f	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **DT<5:0>:** Capture/Compare/PWMx Dead-Time Select bits 111111 = Insert 63 dead-time delay periods between complementary output signals 11110 = Insert 62 dead-time delay periods between complementary output signals ... 000010 = Insert 2 dead-time delay periods between complementary output signals

000001 = Insert 1 dead-time delay period between complementary output signals 000000 = Dead-time logic is disabled

Note 1: This register is implemented in MCCPx modules only.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
OETRIG	OSCNT2	OSCNT1	OSCNT0		OUTM2 <sup>(1)</sup>	OUTM1 <sup>(1)</sup>	OUTM0 <sup>(1)</sup>				
bit 15		•	•		•		bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	_	POLACE	POLBDF <sup>(1)</sup>	PSSACE1	PSSACE0	PSSBDF1 <sup>(1)</sup>	PSSBDF0 <sup>(1)</sup>				
bit 7		•			1	I	bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	OETRIG: Cap	oture/Compare	/PWMx Dead-T	ime Select bit							
			RIGEN = 1): mo	dule does not	drive enabled o	output pins until	l triggered				
	0 = Normal o	utput pin opera	ation								
bit 14-12		: One-Shot Ev									
			nt by 7 time bas								
		110 = Extend one-shot event by 6 time base periods (7 time base periods total)									
	<ul> <li>101 = Extend one-shot event by 5 time base periods (6 time base periods total)</li> <li>100 = Extend one-shot event by 4 time base periods (5 time base periods total)</li> </ul>										
			nt by 3 time bas								
			nt by 2 time bas								
			nt by 1 time bas	• •	ne base period	s total)					
L:1 11			not Trigger ever	11							
bit 11	•	ted: Read as '		a:ta(1)							
bit 10-8	111 = Reserv		Mode Control I	DIIS							
	111 = Reserv										
		DC Output mo	de, forward								
		DC Output mod									
	011 = Reserv										
	010 = Half-Br	idae Output m									
		Pull Output mod	de								
bit 7-6	000 <b>= Steera</b>	Pull Output mod ble Single Outp	de out mode								
bit 7-6 bit 5	000 = Steeral Unimplemen	Pull Output mod ble Single Outp ted: Read as '	de out mode 0'	and OCxF. P.	olarity Control	bit					
bit 7-6 bit 5	000 = Steeral Unimplemen POLACE: CO	Pull Output moo ble Single Outp ted: Read as ' CPx Output Pin	de out mode o' s, OCxA, OCxC	and OCxE, P	olarity Control	bit					
	000 = Steeral Unimplemen POLACE: CC 1 = Output pi	Pull Output mod ble Single Outp ted: Read as '	de out mode o' s, OCxA, OCxC tive-low	and OCxE, P	olarity Control	bit					
	000 = Steeral Unimplemen POLACE: CC 1 = Output pi 0 = Output pi	Pull Output mod ble Single Outp ted: Read as ' CPx Output Pin in polarity is ac in polarity is ac	de out mode o' s, OCxA, OCxC tive-low		-						
bit 5	000 = Steeral Unimplemen POLACE: CC 1 = Output pi 0 = Output pi POLBDF: CC	Pull Output mod ble Single Outp ted: Read as ' CPx Output Pin in polarity is ac in polarity is ac	de out mode o' s, OCxA, OCxC tive-low tive-high s, OCxB, OCxD		-						
bit 5	000 = Steeral Unimplemen POLACE: CC 1 = Output pi 0 = Output pi POLBDF: CC 1 = Output pi	Pull Output mod ble Single Outp ted: Read as ' CPx Output Pin in polarity is ac in polarity is ac CPx Output Pin	de out mode o' s, OCxA, OCxC tive-low tive-high s, OCxB, OCxD tive-low		-						
bit 5	000 = Steeral Unimplemen POLACE: CC 1 = Output pi 0 = Output pi 0 = Output pi 0 = Output pi 0 = Output pi	Pull Output mod ble Single Outp ted: Read as ' CPx Output Pin in polarity is ac in polarity is ac CPx Output Pin in polarity is ac in polarity is ac	de out mode o' s, OCxA, OCxC tive-low tive-high s, OCxB, OCxD tive-low	and OCxF, Po	blarity Control I	bit <sup>(1)</sup>	bits				
bit 5 bit 4	000 = Steeral Unimplemen POLACE: CC 1 = Output pi 0 = Output pi POLBDF: CC 1 = Output pi 0 = Output pi 0 = Output pi PSSACE<1:0 11 = Pins are	Pull Output mod ble Single Outp ted: Read as ' CPx Output Pin in polarity is ac CPx Output Pin in polarity is ac in polarity is ac in polarity is ac in polarity is ac in polarity is ac on polarity is ac	te out mode o' s, OCxA, OCxC tive-low tive-high s, OCxB, OCxD tive-low tive-high out Pins, OCxA, when a shutdow	) and OCxF, Po , OCxC and O( /n event occurs	blarity Control I CxE, Shutdowr	bit <sup>(1)</sup>	bits				
bit 5 bit 4	000 = Steeral Unimplemen POLACE: CC 1 = Output pi 0 = Output pi POLBDF: CC 1 = Output pi 0 = Output pi 0 = Output pi 0 = Output pi 0 = Pins are 10 = Pins are	Pull Output mod ble Single Outp ted: Read as ' CPx Output Pin in polarity is ac CPx Output Pin in polarity is ac in polarity is ac of polarity is ac driven active	te but mode 0' s, OCxA, OCxC tive-low tive-high s, OCxB, OCxD tive-low tive-high but Pins, OCxA, when a shutdow when a shutdow	) and OCxF, Po OCxC and OC n event occurs	blarity Control I CxE, Shutdowr	bit <sup>(1)</sup>	bits				
bit 5 bit 4 bit 3-2	000 = Steeral Unimplemen POLACE: CC 1 = Output pi 0 = Pins are 10 = Pins are 0 x = Pins are	Pull Output mod ble Single Outp ted: Read as ' CPx Output Pin in polarity is ac CPx Output Pin in polarity is ac in polarity is ac in polarity is ac p>: PWMx Outp driven active tri-stated when	de but mode 0' s, OCxA, OCxO tive-low tive-high s, OCxB, OCxD tive-low tive-low tive-high but Pins, OCxA, when a shutdow e when a shutdown e	and OCxF, Po OCxC and OC on event occurs own event occurs vent occurs	Diarity Control I CxE, Shutdowr S Irs	n State Control I					
bit 5 bit 4	000 = Steeral Unimplemen POLACE: CC 1 = Output pi 0 = Output pi 0 = Output pi 0 = Output pi 0 = Output pi PSSACE<1:0 11 = Pins are 0x = Pins are PSSBDF<1:0	Pull Output mod ble Single Outp ted: Read as ' CPx Output Pin in polarity is ac in polarity is ac CPx Output Pin in polarity is ac in polarity ac in polarity is ac in polarity ac in polarity is ac	de out mode o' s, OCxA, OCxC tive-low tive-high s, OCxB, OCxE tive-low tive-high out Pins, OCxA, when a shutdow e when a shutdow n a shutdown er out Pins, OCxB,	and OCxF, Po OCxC and OC on event occurs own event occurs own eccurs OCxD, and O	Diarity Control I CxE, Shutdowr S Irs CxF, Shutdowr	n State Control I					
bit 5 bit 4 bit 3-2	000 = Steeral Unimplemen POLACE: CC 1 = Output pi 0 = Output pi 11 = Pins are 0x = Pins are PSSBDF<1:0 11 = Pins are	Pull Output mod ble Single Outp ted: Read as ' CPx Output Pin in polarity is ac in polarity is ac in polarity is ac in polarity is ac polarity is ac in polarity is ac polarity is ac in polarity is ac in polarit	de but mode 0' s, OCxA, OCxO tive-low tive-high s, OCxB, OCxD tive-low tive-low tive-high but Pins, OCxA, when a shutdow e when a shutdown e	and OCxF, Po OCxC and OC on event occurs own event occurs OCxD, and O on event occurs	Diarity Control I CxE, Shutdowr S Irs CxF, Shutdowr	n State Control I					

### REGISTER 13-6: CCPxCON3H: CCPx CONTROL 3 HIGH REGISTERS

Note 1: These bits are implemented in MCCPx modules only.

### REGISTER 13-7: CCPxSTATL: CCPx STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R-0	W1-0	W1-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W1 = Write '1' only	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	CCPTRIG: CCPx Trigger Status bit
	1 = Timer has been triggered and is running
	0 = Timer has not been triggered and is held in Reset
bit 6	TRSET: CCPx Trigger Set Request bit
	Write '1' to this location to trigger the timer when TRIGEN = 1 (location always reads as '0').
bit 5	TRCLR: CCPx Trigger Clear Request bit
	Write '1' to this location to cancel the timer Trigger when TRIGEN = 1 (location always reads as '0').
bit 4	ASEVT: CCPx Auto-Shutdown Event Status/Control bit
	1 = A shutdown event is in progress; CCPx outputs are in the shutdown state
	0 = CCPx outputs operate normally
bit 3	SCEVT: Single Edge Compare Event Status bit
	1 = A single-edge compare event has occurred
	<ul> <li>A single-edge compare event has not occurred</li> </ul>
bit 2	ICDIS: Input Capture Disable bit
	1 = Event on Input Capture x pin (ICx) does not generate a capture event
	<ul> <li>Event on Input Capture x pin will generate a capture event</li> </ul>
bit 1	ICOV: Input Capture Buffer Overflow Status bit
	1 = The Input Capture FIFO buffer has overflowed
	<ul> <li>0 = The Input Capture FIFO buffer has not overflowed</li> </ul>
bit 0	ICBNE: Input Capture Buffer Status bit
	1 = Input Capture buffer has data available
	0 = Input Capture buffer is empty

NOTES:

## 14.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on MSSP, refer to the "PIC24F Family Reference Manual".

The Master Synchronous Serial Port (MSSP) module is an 8-bit serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, Shift registers, display drivers, A/D Converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)
  - Full Master mode
- Slave mode (with general address call)

The SPI interface supports these modes in hardware:

- Master mode
- Slave mode
- · Daisy-Chaining Operation in Slave mode
- Synchronized Slave Operation


The I<sup>2</sup>C interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- Slave mode with 10-Bit and 7-Bit Addressing and Address Masking
- Byte NACKing
- Selectable Address and Data Hold, and Interrupt
  Masking

### 14.1 I/O Pin Configuration for SPI

In SPI Master mode, the MSSP module will assert control over any pins associated with the SDOx and SCKx outputs. This does not automatically disable other digital functions associated with the pin, and may result in the module driving the digital I/O port inputs. To prevent this, the MSSP module outputs must be disconnected from their output pins while the module is in SPI Master mode. While disabling the module temporarily may be an option, it may not be a practical solution in all applications.

The SDOx and SCKx outputs for the module can be selectively disabled by using the SDOxDIS and SCKxDIS bits in the PADCFG1 register (Register 14-10). Setting the bit disconnects the corresponding output for a particular module from its assigned pin.



SMP:CKE

Edge

Select

Note: Refer to the device data sheet for pin multiplexing.


TRIS bit

∤2



S<u>CK</u>x

 $\mathbf{X}$ 



SSPM<3:0>

4 *k* 

Data to TXx/RXx in SSPxSR

TMR2 Output

Prescaler Tosc 4, 16, 64

SSPxADD<7:0>


Baud

Rate


Generator

7,





## FIGURE 14-4: MSSPx BLOCK DIAGRAM (I<sup>2</sup>C<sup>™</sup> MASTER MODE)



	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
R/W-0       R-0       R-0       R-0       R-0       R-0       F         SMP       CKE <sup>(1)</sup> D/Ā       P       S       R/W       UA       It         bit 7         Legend:         R Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'         bit 15-8       Unimplemented: Read as '0'         bit 15-8       Unimplemented: Read as '0'         bit 35         SMP: Sample bit         SIMP Master mode:         1 = Input data is sampled at the end of data output time         0 = Input data is sampled at the middle of data output time       SPI Slave mode:         SMP must be cleared when SPI is used in Slave mode.         bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state       0 = Transmit occurs on transition from ldle to active clock state         bit 5       D/Ā: Data/Āddress bit       Used in I <sup>2</sup> C mode only.         bit 4       P: Stop bit       Used in I <sup>2</sup> C mode only.	_			_		—	_	—					
SMP       CKE <sup>(1)</sup> D/Ā       P       S       RW       UA       tet         bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       '0' = Bit is cleared       x = Bit is unknown         bit 7       SMP: Sample bit       SPI Master mode:       1 = Input data is sampled at the end of data output time       0 = Input data is sampled at the middle of data output time         SINP must be cleared when SPI is used in Slave mode.       SMP must be cleared when SPI is used in Slave mode.       SMP must be cleared when SPI is used in Slave mode.         bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state       0 = Transmit occurs on transition from ldle to active clock state         0 = Transmit occurs on transition from ldle to active clock state       0 = Transmit occurs on transition from ldle to active clock state         bit 4       P: Stop bit       Used in I <sup>2</sup> C mode only.         bit 3       S: Start bit       Used in I <sup>2</sup> C mode only.         bit 4       P: Cmode only.       Experimentation bit         Used in I <sup>2</sup> C mode only.       Used in I <sup>2</sup> C mode only.         b	bit 15						·	bit					
SMP       CKE <sup>(1)</sup> D/Ā       P       S       RW       UA       tet         bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       '0' = Bit is cleared       x = Bit is unknown         bit 7       SMP: Sample bit       SPI Master mode:       1 = Input data is sampled at the end of data output time       0 = Input data is sampled at the middle of data output time         SINP must be cleared when SPI is used in Slave mode.       SMP must be cleared when SPI is used in Slave mode.       SMP must be cleared when SPI is used in Slave mode.         bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state       0 = Transmit occurs on transition from ldle to active clock state         0 = Transmit occurs on transition from ldle to active clock state       0 = Transmit occurs on transition from ldle to active clock state         bit 4       P: Stop bit       Used in I <sup>2</sup> C mode only.         bit 3       S: Start bit       Used in I <sup>2</sup> C mode only.         bit 4       P: Cmode only.       Experimentation bit         Used in I <sup>2</sup> C mode only.       Used in I <sup>2</sup> C mode only.         b													
bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' bit 7 SMP: Sample bit SPI Master mode: 1 = Input data is sampled at the end of data output time 0 = Input data is sampled at the middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from ldle to active clock state 0 = Transmit occurs on transition from ldle to active clock state 0 = Transmit occurs on transition from ldle to active clock state bit 5 D/Ā: Data/Address bit Used in I <sup>2</sup> C mode only. bit 4 P: Stop bit Used in I <sup>2</sup> C mode only. bit 2 R/W: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 UA: Update Address bit Used in I <sup>2</sup> C mode only. bit 0 BF: Buffer Full Status bit 1 = Receive is complete, SSP&BUF is full	R/W-0		R-0	R-0	R-0	R-0	R-0	R-0					
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'       Bit is cleared       x = Bit is unknown         bit 7       SMP: Sample bit       SMP: Sample bit       SMP: Sample bit         0 = Input data is sampled at the end of data output time       0 = Input data is sampled at the middle of data output time         SPI Slave mode:       SMP must be cleared when SPI is used in Slave mode.         bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state         0 = Transmit occurs on transition from ldle to active clock state       0 = Transmit occurs on transition from Idle to active clock state         bit 5       D/A: Data/Address bit       Used in I <sup>2</sup> C ™ mode only.         bit 4       P: Stop bit       Used in I <sup>2</sup> C mode only.         bit 2       R/W: Read/Write Information bit         Used in I <sup>2</sup> C mode only.       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in I <sup>2</sup> C mode only.       Used in I <sup>2</sup> C mode only.         bit 0       BF: Buffer Fu	SMP	CKE <sup>(1)</sup>	D/Ā	Р	S	R/W	UA	BF					
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' bit 7 SMP: Sample bit SPI Master mode: 1 = Input data is sampled at the end of data output time 0 = Input data is sampled at the middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state bit 5 DIA: Data/Address bit Used in I <sup>2</sup> C ™ mode only. bit 4 P: Stop bit Used in I <sup>2</sup> C mode only. bit 2 RWF: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 UA: Update Address bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 Comode only. bit 1 UA: Update Address bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 EREW: Read/Write Information bit I = Receive is complete, SSPxBUF is full	bit 7							bit					
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' bit 7 SMP: Sample bit SPI Master mode: 1 = Input data is sampled at the end of data output time 0 = Input data is sampled at the end of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state bit 5 DIA: Data/Address bit Used in I <sup>2</sup> C ™ mode only. bit 4 P: Stop bit Used in I <sup>2</sup> C mode only. bit 2 RWF: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 UA: Update Address bit Used in I <sup>2</sup> C mode only. bit 1 EREW Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 BF: Buffer Full Status bit 1 = Receive is complete, SSPxBUF is full													
-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15-8       Unimplemented: Read as '0'         bit 7       SMP: Sample bit         SPI Master mode:       1 = Input data is sampled at the end of data output time         0 = Input data is sampled at the middle of data output time       SPI Slave mode:         SMP must be cleared when SPI is used in Slave mode.       SMP must be cleared when SPI is used in Slave mode.         bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state       0 = Transmit occurs on transition from ldle to active clock state         bit 5       D/Ā: Data/Āddress bit       Used in I <sup>2</sup> C mode only.         bit 4       P: Stop bit       Used in I <sup>2</sup> C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN is cleared bit 3         bit 2       R/W: Read/Write Information bit       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       DA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       DA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       Est update in I <sup>2</sup> C mode only.       Est update in I <sup>2</sup> C mode only.         bit	•												
<ul> <li>bit 15-8 Unimplemented: Read as '0'</li> <li>bit 7 SMP: Sample bit SPI Master mode: 1 = Input data is sampled at the end of data output time 0 = Input data is sampled at the middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode.</li> <li>bit 6 CKE: SPI Clock Select bit<sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state D/A: Data/Address bit Used in I<sup>2</sup>C™ mode only.</li> <li>bit 4 P: Stop bit Used in I<sup>2</sup>C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN is cleared bit 3 S: Start bit Used in I<sup>2</sup>C mode only.</li> <li>bit 4 R/W: Read/Write Information bit Used in I<sup>2</sup>C mode only.</li> <li>bit 1 UA: Update Address bit Used in I<sup>2</sup>C mode only.</li> <li>bit 1 UA: Update Address bit 1 = Receive is complete, SSPxBUF is full</li> </ul>	R = Readat	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'						
bit 7       SMP: Sample bit         SPI Master mode:       1 = Input data is sampled at the end of data output time         0 = Input data is sampled at the middle of data output time       SPI Slave mode:         SMP must be cleared when SPI is used in Slave mode.       SMP must be cleared when SPI is used in Slave mode.         bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state         0 = Transmit occurs on transition from ldle to active clock state       0 = Transmit occurs on transition from Idle to active clock state         bit 5       DIA: Data/Address bit       Used in I <sup>2</sup> C ™ mode only.         bit 4       P: Stop bit       Used in I <sup>2</sup> C mode only.         bit 3       S: Start bit       Used in I <sup>2</sup> C mode only.         bit 4       P: Stop bit       Used in I <sup>2</sup> C mode only.         bit 5       RWW: Read/Write Information bit       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       USet in I <sup>2</sup> C mode only.       Estimate the transmit of the transmit of the trull Status bit         <	-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkn	lown					
bit 7       SMP: Sample bit         SPI Master mode:       1 = Input data is sampled at the end of data output time         0 = Input data is sampled at the middle of data output time       SPI Slave mode:         SMP must be cleared when SPI is used in Slave mode.       SMP must be cleared when SPI is used in Slave mode.         bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state         0 = Transmit occurs on transition from ldle to active clock state       0 = Transmit occurs on transition from ldle to active clock state         bit 5       DIA: Data/Address bit       Used in I <sup>2</sup> C™ mode only.         bit 4       P: Stop bit       Used in I <sup>2</sup> C mode only.         bit 3       S: Start bit       Used in I <sup>2</sup> C mode only.         bit 4       P: Stop bit       Used in I <sup>2</sup> C mode only.         bit 2       RW: Read/Write Information bit       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit       Used in I <sup>2</sup> C mode only.         bit 0       BF: Buffer Full Status bit       1 = Receive is complete, SSPxBUF is full													
SPI Master mode:         1 = Input data is sampled at the end of data output time         0 = Input data is sampled at the middle of data output time         SPI Slave mode:         SMP must be cleared when SPI is used in Slave mode.         bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state         0 = Transmit occurs on transition from ldle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         bit 5       D/A: Data/Address bit         Used in I <sup>2</sup> C mode only.         bit 4       P: Stop bit         Used in I <sup>2</sup> C mode only.         bit 2       R/W: Read/Write Information bit         Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in I <sup>2</sup> C mode only.         bit 0       BF: Buffer Full Status bit         1 = Receive is complete, SSPx		-		0,									
1 = Input data is sampled at the end of data output time         0 = Input data is sampled at the middle of data output time         SPI Slave mode:         SMP must be cleared when SPI is used in Slave mode.         bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state         0 = Transmit occurs on transition from ldle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active clock state         0 = Transmit occurs on transition from Idle to active lock state         0 = Transmit occurs on transition from Idle to active lock state         bit 5       DIA: Data/Address bit         Used in I <sup>2</sup> C mode only.         bit 4       P: Stop bit         Used in I <sup>2</sup> C mode only.         bit 2       RIV: Read/Write Information bit         Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in I <sup>2</sup> C mode only.         bit 0       BF: Buffer Full Status bit         1 = Receive is complete, SSPxBUF is full	oit 7												
<ul> <li>0 = Input data is sampled at the middle of data output time <u>SPI Slave mode:</u> SMP must be cleared when SPI is used in Slave mode.</li> <li>bit 6 CKE: SPI Clock Select bit<sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Transmit occurs on transition from Idle to active clock state 0 = Step Dif Used only. 0 = Transmit occurs on transition bit 1 = Receive is complete, SSPxBUF is full</li> </ul>				the end of dat	a output time								
SPI Slave mode:         SMP must be cleared when SPI is used in Slave mode.         bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state         0 = Transmit occurs on transition from Idle to active clock state         bit 5       D/A: Data/Address bit         Used in I <sup>2</sup> C™ mode only.         bit 4       P: Stop bit         Used in I <sup>2</sup> C mode only.         bit 3       S: Start bit         Used in I <sup>2</sup> C mode only.         bit 4       P: Stop bit         Used in I <sup>2</sup> C mode only.         bit 3       S: Start bit         Used in I <sup>2</sup> C mode only.         bit 4       Dit C mode only.         bit 5       D/A: Data/Address bit         Used in I <sup>2</sup> C mode only.         bit 1       Used in I <sup>2</sup> C mode only.         bit 1       Used in I <sup>2</sup> C mode only.         bit 1       Update Address bit         Used in I <sup>2</sup> C mode only.         bit 1       Used in I <sup>2</sup> C mode only.         bit 1       Used in I <sup>2</sup> C mode only.         bit 1       Used in I <sup>2</sup> C mode only.         bit 1       E suffer Full Status bit         1 = Receive is complete, SSPxBUF is full													
bit 6       CKE: SPI Clock Select bit <sup>(1)</sup> 1 = Transmit occurs on transition from active to Idle clock state         0 = Transmit occurs on transition from Idle to active clock state         bit 5       D/Ā: Data/Āddress bit         Used in I <sup>2</sup> C ™ mode only.         bit 4       P: Stop bit         Used in I <sup>2</sup> C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN is cleared         bit 3       S: Start bit         Used in I <sup>2</sup> C mode only.         bit 4       P: Mode only.         bit 5       N/W: Read/Write Information bit         Used in I <sup>2</sup> C mode only.       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in I <sup>2</sup> C mode only.       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in I <sup>2</sup> C mode only.       Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in I <sup>2</sup> C mode only.       Used in I <sup>2</sup> C mode only.         bit 0       BF: Buffer Full Status bit         1 = Receive is complete, SSPxBUF is full					·								
<ul> <li>1 = Transmit occurs on transition from active to Idle clock state</li> <li>0 = Transmit occurs on transition from Idle to active clock state</li> <li>bit 5 D/Ā: Data/Āddress bit</li> <li>Used in I<sup>2</sup>C™ mode only.</li> <li>bit 4 P: Stop bit</li> <li>Used in I<sup>2</sup>C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN is cleared</li> <li>bit 3 S: Start bit</li> <li>Used in I<sup>2</sup>C mode only.</li> <li>bit 2 R/W: Read/Write Information bit</li> <li>Used in I<sup>2</sup>C mode only.</li> <li>bit 1 UA: Update Address bit</li> <li>Used in I<sup>2</sup>C mode only.</li> <li>bit 1 USed in I<sup>2</sup>C mode only.</li> <li>bit 1 Exercise State</li> <li>Used in I<sup>2</sup>C mode only.</li> <li>bit 1 UA: Update Address bit</li> <li>Used in I<sup>2</sup>C mode only.</li> <li>bit 1 Exercise State State</li> <li>Used in I<sup>2</sup>C mode only.</li> </ul>		SMP must be	e cleared when	SPI is used in	Slave mode.								
<ul> <li>0 = Transmit occurs on transition from Idle to active clock state</li> <li>bit 5 D/Ā: Data/Address bit Used in I<sup>2</sup>C™ mode only.</li> <li>bit 4 P: Stop bit Used in I<sup>2</sup>C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN is cleared</li> <li>bit 3 S: Start bit Used in I<sup>2</sup>C mode only.</li> <li>bit 2 R/W: Read/Write Information bit Used in I<sup>2</sup>C mode only.</li> <li>bit 1 UA: Update Address bit Used in I<sup>2</sup>C mode only.</li> <li>bit 0 BF: Buffer Full Status bit 1 = Receive is complete, SSPxBUF is full</li> </ul>	bit 6	CKE: SPI Clo	ock Select bit <sup>(1</sup>	)									
Used in l <sup>2</sup> C™ mode only.         bit 4       P: Stop bit         Used in l <sup>2</sup> C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN is cleared         bit 3       S: Start bit         Used in l <sup>2</sup> C mode only.         bit 2       R/W: Read/Write Information bit         Used in l <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in l <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in l <sup>2</sup> C mode only.         bit 0       BF: Buffer Full Status bit         1 = Receive is complete, SSPxBUF is full													
bit 4       P: Stop bit         Used in I <sup>2</sup> C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN is cleared         bit 3       S: Start bit         Used in I <sup>2</sup> C mode only.         bit 2       R/W: Read/Write Information bit         Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in I <sup>2</sup> C mode only.         bit 0       BF: Buffer Full Status bit         1 = Receive is complete, SSPxBUF is full	bit 5	D/A: Data/Ad	Idress bit										
Used in I <sup>2</sup> C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN is cleared bit 3         S: Start bit         Used in I <sup>2</sup> C mode only.         bit 2       R/W: Read/Write Information bit         Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in I <sup>2</sup> C mode only.         bit 0       BF: Buffer Full Status bit         1 = Receive is complete, SSPxBUF is full		Used in I <sup>2</sup> C™	<sup>4</sup> mode only.										
bit 3       S: Start bit         Used in I <sup>2</sup> C mode only.         bit 2       R/W: Read/Write Information bit         Used in I <sup>2</sup> C mode only.         bit 1       UA: Update Address bit         Used in I <sup>2</sup> C mode only.         bit 0       BF: Buffer Full Status bit         1 = Receive is complete, SSPxBUF is full	bit 4												
bit 2 <b>R/W</b> : Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 <b>UA</b> : Update Address bit Used in I <sup>2</sup> C mode only. bit 0 <b>BF</b> : Buffer Full Status bit 1 = Receive is complete, SSPxBUF is full		Used in I <sup>2</sup> C n	node only. This	bit is cleared	when the MSSP	x module is d	isabled; SSPEN	is cleared.					
bit 2 R/W: Read/Write Information bit Used in I <sup>2</sup> C mode only. bit 1 UA: Update Address bit Used in I <sup>2</sup> C mode only. bit 0 BF: Buffer Full Status bit 1 = Receive is complete, SSPxBUF is full	bit 3												
bit 1 Used in I <sup>2</sup> C mode only. bit 1 UA: Update Address bit Used in I <sup>2</sup> C mode only. bit 0 BF: Buffer Full Status bit 1 = Receive is complete, SSPxBUF is full		Used in I <sup>2</sup> C n	node only.										
bit 1 UA: Update Address bit Used in I <sup>2</sup> C mode only. bit 0 BF: Buffer Full Status bit 1 = Receive is complete, SSPxBUF is full	bit 2	R/W: Read/W	Vrite Informatio	n bit									
bit 0 BF: Buffer Full Status bit 1 = Receive is complete, SSPxBUF is full		Used in I <sup>2</sup> C n	node only.										
bit 0 BF: Buffer Full Status bit 1 = Receive is complete, SSPxBUF is full	bit 1	•											
1 = Receive is complete, SSPxBUF is full		Used in I <sup>2</sup> C n	node only.										
	bit 0	BF: Buffer Fu	ull Status bit										
					empty								
Note 1: Polarity of clock state is set by the CKP bit (SSPxCON1<4>).	Noto 1.												

## REGISTER 14-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	_		—	_	_		—				
bit 15							bit 8				
R/W-0	R/W-0	R-0	R-0	R-0	D 0	R-0	D 0				
			-	-	R-0	-	R-0				
SMP	CKE	D/A	P <sup>(1)</sup>	S <sup>(1)</sup>	R/W	UA	BF				
bit 7							bit				
Legend:											
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value	at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15-8	Unimplemen	nted: Read as	'0'								
bit 7	SMP: Slew R	ate Control bit									
	In Master or S										
				lard Speed moo Speed mode (40	·	d 1 MHZ)					
bit 6	CKE: SMBus				00 KHZ)						
	In Master or S										
		SMBus-specific	c inputs								
	0 = Disables	SMBus-specifi	c inputs								
bit 5	D/A: Data/Ad	D/A: Data/Address bit									
	<u>In Master mo</u> Reserved.	<u>de:</u>									
	In Slave mod										
				transmitted wa transmitted wa							
bit 4	P: Stop bit <sup>(1)</sup>				e uuu eee						
		that a Stop bit	has been dete	ected last							
		vas not detecte									
bit 3	S: Start bit <sup>(1)</sup>										
		that a Start bit vas not detecte		ected last							
bit 2	R/W: Read/W	Vrite Informatio	n bit								
	In Slave mod	<u>e:</u> (2)									
	1 = Read										
	0 = Write	(3)									
	<u>In Master mo</u> 1 = Transmit	is in progress									
		is not in progre	ess								
bit 1	UA: Update A	Address bit (10	-Bit Slave mod	te only)							
	1 = Indicates	that the user r	needs to updat	e the address ir	the SSPxAD	D register					
	0 = Address of	does not need	to be updated								
Note 1:	This bit is cleared										
2:	This bit holds the address match to				ss match. This	bit is only valid	from the				
3:	ORing this bit wit	h SEN, RSEN,	PEN, RCEN	or ACKEN will in	ndicate if the M	SSPx is in Activ	e mode.				

### REGISTER 14-2: SSPxSTAT: MSSPx STATUS REGISTER (I<sup>2</sup>C<sup>™</sup> MODE)

## REGISTER 14-2: SSPxSTAT: MSSPx STATUS REGISTER (I<sup>2</sup>C<sup>™</sup> MODE) (CONTINUED)

- BF: Buffer Full Status bit
- In Transmit mode:

bit 0

- 1 = Transmit is in progress, SSPxBUF is full
- 0 = Transmit is complete, SSPxBUF is empty
- In Receive mode:
- 1 = SSPxBUF is full (does not include the  $\overline{ACK}$  and Stop bits)
- 0 = SSPxBUF is empty (does not include the  $\overline{ACK}$  and Stop bits)
- **Note 1:** This bit is cleared on Reset and when SSPEN is cleared.
  - 2: This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit.
  - 3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

### REGISTER 14-3: SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV <sup>(1)</sup>	SSPEN <sup>(2)</sup>	СКР	SSPM3 <sup>(3)</sup>	SSPM2 <sup>(3)</sup>	SSPM1 <sup>(3)</sup>	SSPM0 <sup>(3)</sup>
bit 7	·		•	·	•	•	bit 0
Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	WCOL: Write Collision Detect bit
	<ul> <li>1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)</li> <li>0 = No collision</li> </ul>
bit 6	SSPOV: Master Synchronous Serial Port Receive Overflow Indicator bit <sup>(1)</sup>
	<ul> <li><u>SPI Slave mode:</u></li> <li>1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. The user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software).</li> <li>0 = No overflow</li> </ul>
bit 5	SSPEN: Master Synchronous Serial Port Enable bit <sup>(2)</sup>
	1 = Enables serial port and configures SCKx, SDOx, SDIx and $\overline{SSx}$ as serial port pins 0 = Disables serial port and configures these pins as I/O port pins
bit 4	CKP: Clock Polarity Select bit
	<ul> <li>1 = Idle state for clock is a high level</li> <li>0 = Idle state for clock is a low level</li> </ul>
bit 3-0	SSPM<3:0>: Master Synchronous Serial Port Mode Select bits <sup>(3)</sup>
	1010 = SPI Master mode, Clock = Fosc/(2 * ([SSPxADD] + 1)) 0101 = SPI Slave mode, Clock = SCKx pin; <u>SSx</u> pin control is disabled, <u>SSx</u> can be used as an I/O pin 0100 = SPI Slave mode, Clock = SCKx pin; <u>SSx</u> pin control is enabled 0011 = SPI Master mode, Clock = TMR2 output/2 0010 = SPI Master mode, Clock = Fosc/32 0001 = SPI Master mode, Clock = Fosc/8
	0000 = SPI Master mode, Clock = Fosc/2
Note 1:	In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register.

- 2: When enabled, these pins must be properly configured as inputs or outputs.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in  $I^2C^{\text{TM}}$  mode only.

#### SSPxCON1: MSSPx CONTROL REGISTER 1 (I<sup>2</sup>C<sup>™</sup> MODE) REGISTER 14-4: U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SSPM0<sup>(2)</sup> SSPOV SSPEN<sup>(1)</sup> CKP SSPM3<sup>(2)</sup> SSPM2<sup>(2)</sup> SSPM1<sup>(2)</sup> WCOL bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' bit 7 WCOL: Write Collision Detect bit In Master Transmit mode: 1 = A write to the SSPxBUF register was attempted while the $I^2C$ conditions were not valid for a transmission to be started (must be cleared in software) 0 = No collision In Slave Transmit mode: 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision In Receive mode (Master or Slave modes): This is a "don't care" bit. bit 6 SSPOV: Master Synchronous Serial Port Receive Overflow Indicator bit In Receive mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software) 0 = No overflow In Transmit mode: This is a "don't care" bit in Transmit mode. SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup> bit 5 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins 0 = Disables the serial port and configures these pins as I/O port pins CKP: SCLx Release Control bit bit 4 In Slave mode: 1 = Releases clock 0 = Holds clock low (clock stretch), used to ensure data setup time In Master mode: Unused in this mode. SSPM<3:0>: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup> bit 3-0 1111 = $I^2C$ Slave mode, 10-bit address with Start and Stop bit interrupts enabled 1110 = $I^2C$ Slave mode, 7-bit address with Start and Stop bit interrupts enabled $1011 = I^2C$ Firmware Controlled Master mode (Slave Idle) 1000 = $I^2C$ Master mode, Clock = Fosc/(2 \* ([SSPxADD] + 1))<sup>(3)</sup> 0111 = $I^2C$ Slave mode, 10-bit address $0110 = I^2C$ Slave mode, 7-bit address Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.

- 2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.
- 3: SSPxADD values of 0, 1 or 2 are not supported when the Baud Rate Generator is used with I<sup>2</sup>C mode.

## REGISTER 14-5: SSPxCON2: MSSPx CONTROL REGISTER 2 (I<sup>2</sup>C<sup>™</sup> MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_		_	_	_			—				
bit 15						•	bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
GCEN	ACKSTAT	ACKDT <sup>(1)</sup>	ACKEN <sup>(2)</sup>	RCEN <sup>(2)</sup>	PEN <sup>(2)</sup>	RSEN <sup>(2)</sup>	SEN <sup>(2)</sup>				
bit 7	·	•	•	•		÷	bit (				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15-8	Unimplemen	ted: Read as '	)'								
bit 7		ral Call Enable	-								
		nterrupt when a all address is c		ddress (0000h)	is received in	the SSPxSR					
bit 6		cknowledge Sta			a only)						
		dge was not re	-		e only)						
		dge was receiv									
bit 5	ACKDT: Ackr	nowledge Data	bit (Master Red	ceive mode onl	y) <sup>(1)</sup>						
	1 = No Ackno	wledge									
		<ul> <li>a Cknowledge</li> <li>a CKEN: Acknowledge Sequence Enable bit (Master mode only)<sup>(2)</sup></li> </ul>									
bit 4		•			• •						
		Acknowledge cally cleared by		SDAx and SC	CLx pins and	transmits ACI	KDT data bit				
		edge sequence									
bit 3		ve Enable bit (		e mode only) <sup>(2)</sup>							
		Receive mode f	_	, , , , , , , , , , , , , , , , , , ,							
	0 = Receive is	s Idle									
bit 2	-	ondition Enable	-	• •							
			n SDAx and SO	CLx pins; auton	natically cleare	ed by hardware					
L 11 A	0 = Stop conc				(2)						
bit 1		ated Start Conc				ically cleared by	/ hordworo				
		d Start condition		DAX and SCLX	pins, automat	ically cleared by	rialuwale				
bit 0	•	ondition Enable									
	Master Mode:										
			n SDAx and S	CLx pins; autor	natically clear	ed by hardware					
	0 = Start cond	dition is Idle									
	<u>Slave Mode:</u>	tobing is each	ad for bath al-	o transmit and		(atratak is so -					
		etching is enable etching is disab		ve transmit and	slave receive	(stretch is enal	nea)				
Note 1: Th	ne value that wil	Il be transmitter	d when the use	r initiates an Ao	cknowledge se	equence at the	end of a				
	ceive.										

(or writes to the SSPxBUF are disabled).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	_	—	—	_	_		
bit 15							bit	
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ACKTIM	PCIE	SCIE	BOEN <sup>(1)</sup>	SDAHT	SBCDE	AHEN	DHEN	
bit 7							bit	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 6 bit 5 bit 4	Unused in SP PCIE: Stop Co Unused in SP SCIE: Start Co Unused in SP BOEN: Buffer In SPI Slave r 1 = SSPxBU	I mode. ondition Interru I mode. ondition Interru I mode. Overwrite Ena mode: F updates evel	e Status bit (I <sup>2</sup> C upt Enable bit (I upt Enable bit (I able bit <sup>(1)</sup> ry time that a ne d with the BF b	<sup>2</sup> C mode only) <sup>2</sup> C mode only) ew data byte is	shifted in, igno		SSPOV bit (	
bit 3 bit 2	SDAHT: SDA Unused in SP	x Hold Time S I mode.	r is set and the election bit (I <sup>2</sup> C ollision Detect I	mode only)		lv)		
	Unused in SP	l mode.		·		.,,		
bit 1	AHEN: Address Hold Enable bit (I <sup>2</sup> C Slave mode only) Unused in SPI mode.							
bit 0	<b>DHEN:</b> Data Hold Enable bit (Slave mode only) Unused in SPI mode.							

#### REGISTER 14-6: SSPxCON3: MSSPx CONTROL REGISTER 3 (SPI MODE)

**Note 1:** For daisy-chained SPI operation: Allows the user to ignore all but the last received byte. SSPOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.

## REGISTER 14-7: SSPxCON3: MSSPx CONTROL REGISTER 3 (I<sup>2</sup>C<sup>™</sup> MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	_	—	—			_	_			
bit 15							bit			
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ACKTIM <sup>(1)</sup>	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable b	oit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unk	nown			
bit 15-8	-	ted: Read as 'C								
bit 7		knowledge Time			41-					
		the I <sup>2</sup> C bus is ir knowledge seq					the SCLx cloc			
bit 6		ondition Interru								
	1 = Enables i	nterrupt on dete	ection of a Stop							
	•	ction interrupts		)						
bit 5		ondition Interru								
		nterrupt on dete ction interrupts			nditions					
bit 4	BOEN: Buffer Overwrite Enable bit									
	I <sup>2</sup> C Master m									
	This bit is igno									
	$\frac{I^2C \text{ Slave mo}}{1 = \text{ SSPxBU}}$	<u>de:</u> F is updated an	d an <u>ACK</u> is de	enerated for a re	eceived addres	s/data byte_ior	noring the stat			
		POV bit only if				o, data oyto, igi	ioning the otat			
		F is only update		V is clear						
bit 3		x Hold Time Se								
		of 300 ns hold to of 100 ns hold to								
bit 2	SBCDE: Slav	e Mode Bus Co	Ilision Detect	Enable bit (Slav	ve mode only)					
		lave bus collision		1						
bit 1		collision interru	-							
DILI		ess Hold Enable g the 8th falling		• •	ing received a	ddress hvte: (	CKP hit of th			
		N1 register will				darooo byte,				
	0 = Address	holding is disab	led							
bit 0		Hold Enable bit	-	• •						
		g the 8th falling PxCON1 regist	•		data byte; slave	hardware clea	ars the CKP b			
		ding is disabled								
Note 1: Th	is bit has no ef	fect in Slave mo	odes for which	Start and Ston	condition dete	ction is explicit	lv listed as			
	abled.				25.12.1301 4010		.,			

2: The ACKTIM status bit is active only when the AHEN bit or DHEN bit is set.

'1' = Bit is set

#### REGISTER 14-8: SSPxADD: MSSPx SLAVE ADDRESS/BAUD RATE GENERATOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, read	as '0'		

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

-n = Value at POR

 bit 7-0
 ADD<7:0>: Slave Address/Baud Rate Generator Value bits

 SPI Master and I<sup>2</sup>C™ Master modes:
 Reload value for Baud Rate Generator. Clock period is (([SPxADD] + 1) \* 2)/Fosc.

 I<sup>2</sup>C Slave modes:
 Represents 7 or 8 bits of the slave address, depending on the addressing mode used:

 7-Bit mode:
 AdD<7:1>; ADD<0> is ignored.

 10-Bit LSb mode:
 ADD<7:0> are the Least Significant bits of the address.

 10-Bit MSb mode:
 ADD<2:1> are the two Most Significant bits of the address; ADD<7:3> are always '11110' as a specification requirement; ADD<0> is ignored.

### REGISTER 14-9: SSPxMSK: I<sup>2</sup>C™ SLAVE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	_	—			—
bit 15							bit 8

| R/W-1               |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7  | MSK6  | MSK5  | MSK4  | MSK3  | MSK2  | MSK1  | MSK0 <sup>(1)</sup> |
| bit 7 |       |       |       |       |       |       | bit 0               |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7-0	MSK<7:0>: Slave Address Mask Select bits <sup>(1)</sup>
	1 = Masking of corresponding bit of SSPxADD is enabled
	0 = Masking of corresponding bit of SSPxADD is disabled

**Note 1:** MSK0 is not used as a mask bit in 7-bit addressing.

## REGISTER 14-10: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	—		SDO2DIS <sup>(1)</sup>	SCK2DIS <sup>(1)</sup>	SDO1DIS	SCK1DIS	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—		—	—			
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable b	oit	U = Unimplem	nented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own	
bit 15-12	Unimplemen	ted: Read as '0	)'					
bit 11	SDO2DIS: M	SSP2 SDO2 Pir	n Disable bit <sup>(1</sup>	)				
		• •	,	2 to the pin is d				
		• •	,	2 is output to th	e pin			
bit 10		SSP2 SCK2 Pir						
		clock (SCK2) of clock (SCK2) of		e pin is disabled	1			
bit 9		SSP1 SDO1 Pir						
				1 to the pin is d	isabled			
			,	1 is output to th				
bit 8	SCK1DIS: MS	SCK1DIS: MSSP1 SCK1 Pin Disable bit						
	1 = The SPI	clock (SCK1) of	MSSP1 to th	e pin is disabled	t			
	0 = The SPI	clock (SCK1) of	MSSP1 is ou	utput to the pin				
bit 7-0	Unimplemen	ted: Read as '0	)'					

**Note 1:** These bits are implemented only on PIC24FXXKM20X devices.

© 2013 Microchip Technology Inc.

NOTES:

## 15.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the features of						
	this group of PIC24F devices. It is not						
	intended to be a comprehensive reference						
	source. For more information on the Univer-						
	sal Asynchronous Receiver Transmitter,						
	refer to the "PIC24F Family Reference						
	Manual", Section 21. "UART" (DS39708).						

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in this PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. This module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA<sup>®</sup> encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8-Bit or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator (IBRG) with 16-Bit Prescaler

- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9<sup>th</sup> bit = 1)
- · Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- · Supports Automatic Baud Rate Detection
- IrDA<sup>®</sup> Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UARTx module is shown in Figure 15-1. The UARTx module consists of these important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- · Asynchronous Receiver
- Note: Throughout this section, references to register and bit names that may be associated with a specific USART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "UxSTA" might refer to the USART Status register for either USART1 or USART2.

#### FIGURE 15-1: UARTX MODULE SIMPLIFIED BLOCK DIAGRAM



#### 15.1 UARTx Baud Rate Generator (BRG)

The UARTx module includes a dedicated 16-bit Baud Rate Generator (BRG). The UxBRG register controls the period of a free-running, 16-bit timer. Equation 15-1 provides the formula for computation of the baud rate with BRGH = 0.

## EQUATION 15-1: UARTX BAUD RATE WITH BRGH = $0^{(1)}$

Baud Rate =  $\frac{FCY}{16 \cdot (UxBRG + 1)}$   $UxBRG = \frac{FCY}{16 \cdot Baud Rate} - 1$ Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

Example 15-1 provides the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is Fcy/16 (for UxBRG = 0) and the minimum baud rate possible is Fcy/(16 \* 65536).

Equation 15-2 shows the formula for computation of the baud rate with BRGH = 1.

#### EQUATION 15-2: UARTX BAUD RATE WITH BRGH = $1^{(1)}$

Baud Rate = 
$$\frac{FCY}{4 \cdot (UxBRG + 1)}$$
  
 $UxBRG = \frac{FCY}{4 \cdot Baud Rate} - 1$   
Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 \* 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

### EXAMPLE 15-1: BAUD RATE ERROR CALCULATION (BRGH = 0)<sup>(1)</sup>

Desired Baud Rate	= FCY/(16 (UxBRG + 1))
Solving for UxBRG va	alue:
UxBRG	= ((FCY/Desired Baud Rate)/16) – 1
UxBRG	= ((400000/9600)/16) - 1
UxBRG	= 25
Calculated Baud Rate	= 4000000/(16(25+1))
	= 9615
Error	= (Calculated Baud Rate – Desired Baud Rate)
	Desired Baud Rate
	= (9615 - 9600)/9600
	= 0.16%
Note 1: Based on	Fcy = Fosc/2; Doze mode and PLL are disabled.

### 15.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UARTx:
  - a) Write the appropriate values for data, parity and Stop bits.
  - b) Write the appropriate baud rate value to the UxBRG register.
  - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write the data byte to the lower byte of the UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then, the user may set UTXEN. This will cause the serial bit stream to begin immediately, because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

### 15.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UARTx (as described in Section 15.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

## 15.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an Auto-Baud Sync byte.

- 1. Configure the UARTx for the desired mode.
- 2. Set UTXEN and UTXBRK this sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

### 15.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UARTx (as described in Section 15.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UARTx.
- 3. A receive interrupt will be generated when one or more data characters have been received, as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

## 15.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-to-Send (UxCTS) and Request-to-Send (UxRTS) are the two hardware controlled pins that are associated with the UARTx module. These two pins allow the UARTx to operate in Simplex and Flow Control modes. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

## 15.7 Infrared Support

The UARTx module provides two types of infrared UARTx support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder.

As the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

#### 15.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the UxBCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. When UEN<1:0> = 11, the UxBCLK pin will output the 16x baud clock if the UARTx module is enabled; it can be used to support the IrDA codec chip.

## 15.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UARTx has full implementation of the IrDA encoder and decoder as part of the UARTx module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

REGISTER 15-1: UXMODE: UARTX MODE REGISTER

	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 <sup>(2)</sup>	R/W-0 <sup>(2)</sup>
UARTEN	_	USIDL	IREN <sup>(1)</sup>	RTSMD		UEN1	UEN0
bit 15					·	•	bit 8
R/C-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7			-				bit 0
Legend:		C = Clearable	bit	HC = Hardwa	re Clearable bi	t	
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15		ARTx Enable bit					
		s enabled; all U s disabled; all U					
bit 14	Unimplemen	nted: Read as '0	,				
bit 13	USIDL: UAR	Tx Stop in Idle N	lode bit				
	1 = Discontir	nues module op	eration when t	he device ente	rs Idle mode		
		es module opera					
bit 12		Encoder and De					
		oder and decod					
bit 11	RTSMD: Mod	de Selection for	UxRTS Pin bit	t			
		oin is in Simplex oin is in Flow Co					
bit 10	Unimplemen	nted: Read as 'o	,				
bit 9-8	<b>UEN&lt;1:0&gt;:</b> L	JARTx Enable b	its <sup>(2)</sup>				
	10 = UxTX, U 01 = UxTX, U	JxRX and UxBC JxRX, UxCTS a JxRX and UxRT nd UxRX pins are	nd UxRTS pin	s are enabled a abled <u>and us</u> ed	an <u>d used</u> ; <u>UxCTS</u> pin is	controlled by p	ort latches
bit 7	WAKE: Wake	e-up on Start Bit	Detect During	sleep Mode E	nable bit		
	cleared i	will continue to n hardware on t			upt is generate	ed on the fallin	ig edge, bit is
		e-up is enabled					
bit 6		ARTx Loopback		bit			
		Loopback mode k mode is disab					
bit 5	ABAUD: Auto	o-Baud Enable	oit				
	cleared i	baud rate meas n hardware upo	n completion		er – requires re	ception of a Sy	nc field (55h);
	0 = Baud rat	e measurement	is disabled or	completed			
		<b>DT D</b> : -					
bit 4		RTx Receive Po	larity Inversio	n bit			
bit 4	<b>URXINV:</b> UA 1 = UxRX Id 0 = UxRX Id	le state is '0'	plarity Inversio	n bit			

## **2:** The bit availability depends on the pin availability.

#### REGISTER 15-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 3 BRGH: High Baud Rate Enable bit
  - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
     0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
  - 11 = 9-bit data, no parity
    - 10 = 8-bit data, odd parity
    - 01 = 8-bit data, even parity
    - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
  - 1 = Two Stop bits
    - 0 = One Stop bit
- Note 1: This feature is is only available for the 16x BRG mode (BRGH = 0).
  - 2: The bit availability depends on the pin availability.

#### REGISTER 15-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0, HSC	R-1, HSC
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1, HSC	R-0, HSC	R-0, HSC	R/C-0, HS	R-0, HSC
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	HC = Hardware Clearable bit				
HS = Hardware Settable bit	C = Clearable bit	HSC = Hardware Settable/Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 UTXINV: IrDA<sup>®</sup> Encoder Transmit Polarity Inversion bit

bit 14	UTXINV: IrDA <sup>®</sup> Encoder Transmit Polarity Inversion bit
	<u>If IREN = 0:</u>
	1 = UxTX Idle '0'
	0 = UxTX Idle '1'
	<u>If IREN = 1:</u>
	1 = UxTX Idle '1'
	0 = UxTX Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: UARTx Transmit Break bit
	<ul> <li>1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion</li> </ul>
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: UARTx Transmit Enable bit
	<ul> <li>1 = Transmit is enabled; UxTX pin is controlled by UARTx</li> <li>0 = Transmit is disabled; any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by the PORT register</li> </ul>
bit 9	UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	<ul> <li>1 = Transmit Shift Register is empty and the transmit buffer is empty (the last transmission has completed)</li> </ul>
	0 = Transmit Shift Register is not empty; a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
	<ul> <li>11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters)</li> <li>10 = Interrupt is set on an RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)</li> <li>0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters</li> </ul>

## REGISTER 15-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect</li> <li>0 = Address Detect mode is disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	<ul> <li>1 = Framing error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Framing error has not been detected</li> </ul>
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 $\rightarrow$ 0 transition) will reset the receiver buffer and the RSR to the empty state)
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data; at least one more characters can be read</li> <li>0 = Receive buffer is empty</li> </ul>

© 2013 Microchip Technology Inc.

### REGISTER 15-3: UXTXREG: UARTX TRANSMIT REGISTER

U-x	U-x	U-x	U-x	U-x	U-x	U-x	W-x
—	—	—	—		—	_	UTX8
bit 15							bit 8

W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x
UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8 **UTX8:** Data of the Transmitted Character bit (in 9-bit mode)

bit 7-0 UTX<7:0>: Data of the Transmitted Character bits

### REGISTER 15-4: UxRXREG: UARTx RECEIVE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0, HSC
—	—	—	—	—	—	_	URX8
bit 15							bit 8

| R-0, HSC |
|----------|----------|----------|----------|----------|----------|----------|----------|
| URX7     | URX6     | URX5     | URX4     | URX3     | URX2     | URX1     | URX0     |
| bit 7    |          |          |          |          |          |          | bit 0    |

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-9 Unimplemented: Read as '0'

bit 8 URX8: Data of the Received Character bit (in 9-bit mode)

bit 7-0 URX<7:0>: Data of the Received Character bits

# 16.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Real-Time Clock and Calendar, refer to the "PIC24F Family Reference Manual", Section 29. "Real-Time Clock and Calendar (RTCC)" (DS39696).

The RTCC provides the user with a Real-Time Clock and Calendar (RTCC) function that can be calibrated.


Key features of the RTCC module are:

- · Operates in Sleep and Retention Sleep modes
- · Selectable clock source
- Provides hours, minutes and seconds using 24-hour format
- · Visibility of one half second period
- Provides calendar weekday, date, month and year
- Alarm-configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat chime
- Year 2000 to 2099 leap year correction

- · BCD format for smaller software overhead
- Optimized for long term battery operation
- User calibration of the 32.768 kHz clock crystal/32K INTRC frequency with periodic auto-adjust
- · Optimized for long term battery operation
- · Fractional second synchronization
- Calibration to within ±2.64 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Ability to periodically wake-up external devices without CPU intervention (external power control)
- · Power control output for external circuit control
- · Calibration takes effect every 15 seconds
- · Runs from any one of the following:
  - External Real-Time Clock of 32.768 kHz
  - Internal 31.25 kHz LPRC Clock
  - 50 Hz or 60 Hz External Input

## 16.1 RTCC Source Clock

The user can select between the SOSC crystal oscillator, LPRC internal oscillator or an external 50 Hz/60 Hz power line input as the clock reference for the RTCC module. This gives the user an option to trade off system cost, accuracy and power consumption, based on the overall system needs.



### © 2013 Microchip Technology Inc.

# FIGURE 16-1: RTCC BLOCK DIAGRAM

## 16.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- · Alarm Value Registers

#### 16.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTRx bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 16-1).

By writing the RTCVALH byte, the RTCC Pointer value, the RTCPTR<1:0> bits decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 16-1: RTCVAL REGISTER MAPPING

RTCPTR<1:0>	RTCC Value Register Window				
	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	_	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTRx bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 16-2).

By writing the ALRMVALH byte, the ALRMPTR<1:0> bits (Alarm Pointer value) decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL, until the pointer value is manually changed.

#### TABLE 16-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVALH<15:8>	ALRMVALL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	PWCSTAB	PWCSAMP			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

**Note:** This only applies to read operations and not write operations.

#### 16.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (see Example 16-1 and Example 16-2).

Note:	To avoid accidental writes to the timer, it is
	recommended that the RTCWREN bit
	(RCFGCAL<13>) is kept clear at any
	other time. For the RTCWREN bit to be
	set, there is only one instruction cycle time
	window allowed between the 55h/AA
	sequence and the setting of RTCWREN.
	Therefore, it is recommended that code
	follow the procedure in Example 16-2.

# 16.2.3 SELECTING RTCC CLOCK SOURCE

There are four reference source clock options that can be selected for the RTCC using the RTCCLK<1:0> bits (RTCPWC<11:10>): 00 = Secondary Oscillator, 01 = LPRC, 10 = 50 Hz External Clock and 11 = 60 Hz External Clock.

#### EXAMPLE 16-1: SETTING THE RTCWREN BIT IN ASSEMBLY

w7	; Store W7 and W8 values on the stack.
w8	
#5	; Disable interrupts until sequence is complete.
#0x55, w7	; Write 0x55 unlock value to NVMKEY.
w7, NVMKEY	
#0xAA, w8	; Write OxAA unlock value to NVMKEY.
w8, NVMKEY	
RCFGCAL, #13	; Set the RTCWREN bit.
w8	; Restore the original W register values from the stack.
w7	
	w8 #5 #0x55, w7 w7, NVMKEY #0xAA, w8 w8, NVMKEY RCFGCAL, #13 w8

#### EXAMPLE 16-2: SETTING THE RTCWREN BIT IN 'C'

//This builtin function executes implements the unlock sequence and sets
//the RTCWREN bit.
\_\_builtin\_write\_RTCWEN();

#### 16.2.4 RTCC CONTROL REGISTERS

# REGISTER 16-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup>

R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0
RTCEN <sup>(2)</sup>	_	RTCWREN	RTCSYNC	HALFSEC <sup>(3)</sup>	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0
bit 7							bit C
Legend:		HSC = Hardw	are Settable/C	learable bit			
R = Readable	e bit	W = Writable I	oit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	iown
bit 15	RTCEN: RTO	CC Enable bit <sup>(2)</sup>					
		nodule is enable	-				
		nodule is disable	-				
bit 14	-	nted: Read as '0					
bit 13		RTCC Value Re	•				
		H and RTCVAL				n to by the user	
hit 12	0 = RTCVAL	H and RTCVAL	L registers are	locked out from	n being writter	n to by the user	
bit 12	0 = RTCVAL RTCSYNC:	.H and RTCVAL RTCC Value Reנ	L registers are gisters Read S	locked out from	h being writter bit		rollover ripple
bit 12	0 = RTCVAL RTCSYNC: 1 1 = RTCVAL	H and RTCVAL	L registers are gisters Read S nd ALCFGRPT	locked out from Synchronization registers can c	n being writter bit hange while r	eading due to a	
bit 12	0 = RTCVAL <b>RTCSYNC:</b> 1 1 = RTCVAL resulting can be a	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va	L registers are gisters Read S nd ALCFGRPT ta read. If the alid.	e locked out from Synchronization registers can c register is read t	h being writter bit hange while r twice and rest	eading due to a ults in the same	data, the data
	0 = RTCVAL <b>RTCSYNC:</b> 1 = RTCVAL resulting can be a 0 = RTCVAL	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or	L registers are gisters Read S nd ALCFGRPT ta read. If the alid. ALCFGRPT r	e locked out from Synchronization registers can c register is read t	h being writter bit hange while r twice and rest	eading due to a ults in the same	data, the data
bit 12 bit 11	0 = RTCVAL RTCSYNC: 1 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: 1	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r tus bit <sup>(3)</sup>	e locked out from Synchronization registers can c register is read t	h being writter bit hange while r twice and rest	eading due to a ults in the same	data, the data
	0 = RTCVAL RTCSYNC: 1 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: 1 1 = Second	H and RTCVAL RTCC Value Reg H, RTCVALL an in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a s	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r sus bit <sup>(3)</sup> second	e locked out from Synchronization registers can c register is read t	h being writter bit hange while r twice and rest	eading due to a ults in the same	data, the data
bit 11	0 = RTCVAL RTCSYNC: I 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: I 1 = Second 0 = First hal	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r sus bit <sup>(3)</sup> second ond	e locked out from Synchronization registers can c register is read t	h being writter bit hange while r twice and rest	eading due to a ults in the same	data, the data
bit 11	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: 1</li> <li>1 = RTCVAL</li> <li>resulting can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: 1</li> <li>1 = Second</li> <li>0 = First hal</li> <li>RTCOE: RTC</li> </ul>	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec CC Output Enab	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r tus bit <sup>(3)</sup> second ond le bit	e locked out from Synchronization registers can c register is read t	h being writter bit hange while r twice and rest	eading due to a ults in the same	data, the data
bit 11	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: 1</li> <li>1 = RTCVAL</li> <li>resulting can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: F</li> <li>1 = Second</li> <li>0 = First hal</li> <li>RTCOE: RTC</li> <li>1 = RTCC o</li> </ul>	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r tus bit <sup>(3)</sup> second ond le bit	e locked out from Synchronization registers can c register is read t	h being writter bit hange while r twice and rest	eading due to a ults in the same	data, the data
	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: I</li> <li>1 = RTCVAL</li> <li>resulting</li> <li>can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: I</li> <li>1 = Second</li> <li>0 = First hal</li> <li>RTCOE: RTC</li> <li>1 = RTCC o</li> <li>0 = RTCC o</li> </ul>	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec CC Output Enab utput is enabled	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r second ond le bit	e locked out from synchronization registers can c register is read t registers can be	h being writter bit hange while r twice and rest read without	eading due to a ults in the same	data, the data
bit 11 bit 10	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: I</li> <li>1 = RTCVAL</li> <li>resulting</li> <li>can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: I</li> <li>1 = Second</li> <li>0 = First hal</li> <li>RTCOE: RTC</li> <li>1 = RTCC o</li> <li>0 = RTCC o</li> <li>RTCPTR&lt;1:</li> <li>Points to the</li> </ul>	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec CC Output Enab utput is enabled utput is disabled <b>0</b> : RTCC Value corresponding R	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit <sup>(3)</sup> second ond le bit Register Wind TCC Value reg	e locked out from synchronization registers can c register is read t egisters can be dow Pointer bits gisters when rea	h being writter bit hange while r twice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: I</li> <li>1 = RTCVAL</li> <li>resulting</li> <li>can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: I</li> <li>1 = Second</li> <li>0 = First hal</li> <li>RTCOE: RTC</li> <li>1 = RTCC o</li> <li>0 = RTCC o</li> <li>RTCPTR&lt;1:</li> <li>Points to the</li> <li>The RTCPTF</li> </ul>	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec CC Output Enab utput is enabled utput is disabled <b>0&gt;:</b> RTCC Value corresponding R R<1:0> value dec	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit <sup>(3)</sup> second ond le bit Register Wind TCC Value reg	e locked out from synchronization registers can c register is read t egisters can be dow Pointer bits gisters when rea	h being writter bit hange while r twice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: I</li> <li>1 = RTCVAL</li> <li>resulting</li> <li>can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: I</li> <li>1 = Second</li> <li>0 = First hal</li> <li>RTCOE: RTC</li> <li>0 = RTCC o</li> <li>0 = RTCC o</li> <li>RTCPTR</li> <li>Points to the</li> <li>The RTCPTF</li> <li>RTCVAL&lt;</li> </ul>	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec CC Output Enab utput is enabled utput is disabled <b>0&gt;:</b> RTCC Value corresponding R R<1:0> value dec :8>:	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit <sup>(3)</sup> second ond le bit Register Wind TCC Value reg	e locked out from synchronization registers can c register is read t egisters can be dow Pointer bits gisters when rea	h being writter bit hange while r twice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: I</li> <li>1 = RTCVAL</li> <li>resulting</li> <li>can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: I</li> <li>1 = Second</li> <li>0 = First hal</li> <li>RTCOE: RTC</li> <li>1 = RTCC o</li> <li>0 = RTCC o</li> <li>RTCPTR&lt;1:</li> <li>Points to the</li> <li>The RTCPTF</li> </ul>	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec CC Output Enab utput is enabled utput is disabled <b>0&gt;:</b> RTCC Value corresponding R R<1:0> value dec :8>: ES	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit <sup>(3)</sup> second ond le bit Register Wind TCC Value reg	e locked out from synchronization registers can c register is read t egisters can be dow Pointer bits gisters when rea	h being writter bit hange while r twice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	0 = RTCVAL RTCSYNC: I 1 = RTCVAL resulting can be a 0 = RTCVAL HALFSEC: I 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF <u>RTCVAL&lt;15</u> 00 = MINUT 01 = WEEKE 10 = MONTH	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec CC Output Enab utput is enabled utput is disabled <b>0</b> >: RTCC Value corresponding R R<1:0> value dec :8>: ES DAY	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit <sup>(3)</sup> second ond le bit Register Wind TCC Value reg	e locked out from synchronization registers can c register is read t egisters can be dow Pointer bits gisters when rea	h being writter bit hange while r twice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: I</li> <li>1 = RTCVAL</li> <li>resulting</li> <li>can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: II</li> <li>1 = Second</li> <li>0 = First hali</li> <li>RTCOE: RTC</li> <li>0 = RTCC o</li> <li>0 = RTCC o</li> <li>RTCPTR&lt;1:</li> <li>Points to the</li> <li>The RTCPTF</li> <li>RTCVAL&lt;15</li> <li>00 = MINUT</li> <li>01 = WEEKI</li> <li>10 = MONTH</li> <li>11 = Reserve</li> </ul>	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec CC Output Enabled utput is enabled utput is disabled <b>0</b> >: RTCC Value corresponding R <1:0> value dec :8>: ES DAY H ed	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit <sup>(3)</sup> second ond le bit Register Wind TCC Value reg	e locked out from synchronization registers can c register is read t egisters can be dow Pointer bits gisters when rea	h being writter bit hange while r twice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: I</li> <li>1 = RTCVAL</li> <li>resulting</li> <li>can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: II</li> <li>1 = Second</li> <li>0 = First hali</li> <li>RTCOE: RTC</li> <li>0 = RTCC o</li> <li>0 = RTCC o</li> <li>RTCPTR&lt;1:</li> <li>Points to the</li> <li>The RTCPTF</li> <li>RTCVAL&lt;15</li> <li>00 = MINUT</li> <li>01 = WEEKI</li> <li>10 = MONTH</li> <li>11 = Reserve</li> <li>RTCVAL&lt;7:0</li> </ul>	-H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va H, RTCVALL or Half Second Stat half period of a sec CC Output Enabled utput is enabled utput is disabled <b>0</b> >: RTCC Value corresponding R <1:0> value dec :8>: ES DAY H ed	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit <sup>(3)</sup> second ond le bit Register Wind TCC Value reg	e locked out from synchronization registers can c register is read t egisters can be dow Pointer bits gisters when rea	h being writter bit hange while r twice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: I</li> <li>1 = RTCVAL</li> <li>resulting</li> <li>can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: I</li> <li>1 = Second</li> <li>0 = First hal</li> <li>RTCOE: RTC</li> <li>0 = RTCC o</li> <li>RTCPTR</li> <li>1 = RTCC o</li> <li>RTCPTR</li> <li>Points to the</li> <li>The RTCPTF</li> <li>RTCVAL&lt;15</li> <li>00 = MINUT</li> <li>01 = WEEKI</li> <li>10 = MONTH</li> <li>11 = Reserver</li> <li>RTCVAL&lt;7:0</li> <li>00 = SECON</li> </ul>	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va- th, RTCVALL or Half Second Stat half period of a sec CC Output Enab utput is enabled utput is disabled <b>0</b> : RTCC Value corresponding R R<1:0> value dec <u>(8&gt;:</u> ES DAY H ed <u>()&gt;:</u> NDS	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit <sup>(3)</sup> second ond le bit Register Wind TCC Value reg	e locked out from synchronization registers can c register is read t egisters can be dow Pointer bits gisters when rea	h being writter bit hange while r twice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers
bit 11 bit 10	<ul> <li>0 = RTCVAL</li> <li>RTCSYNC: I</li> <li>1 = RTCVAL</li> <li>resulting</li> <li>can be a</li> <li>0 = RTCVAL</li> <li>HALFSEC: II</li> <li>1 = Second</li> <li>0 = First hali</li> <li>RTCOE: RTC</li> <li>0 = RTCC o</li> <li>0 = RTCC o</li> <li>RTCPTR&lt;1:</li> <li>Points to the</li> <li>The RTCPTF</li> <li>RTCVAL&lt;15</li> <li>00 = MINUT</li> <li>01 = WEEKI</li> <li>10 = MONTH</li> <li>11 = Reserve</li> <li>RTCVAL&lt;7:0</li> </ul>	H and RTCVAL RTCC Value Reg H, RTCVALL ar in an invalid da assumed to be va- th, RTCVALL or Half Second Stat half period of a sec CC Output Enab utput is enabled utput is disabled <b>0</b> : RTCC Value corresponding R R<1:0> value dec <u>(8&gt;:</u> ES DAY H ed <u>()&gt;:</u> NDS	L registers are gisters Read S ad ALCFGRPT ta read. If the alid. ALCFGRPT r us bit <sup>(3)</sup> second ond le bit Register Wind TCC Value reg	e locked out from synchronization registers can c register is read t egisters can be dow Pointer bits gisters when rea	h being writter bit hange while r twice and rest read without ding the RTC	eading due to a ults in the same concern over a VALH and RTC\	data, the data rollover ripple /ALL registers

Note 1: The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- **3:** This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

# REGISTER 16-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup> (CONTINUED)

- **Note 1:** The RCFGCAL register is only affected by a POR.
  - **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
  - **3:** This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

PWCEN bit 15 U-0  bit 7	U-0	PWCCPRE	PWCSPRE	RTCCLK1 <sup>(2)</sup>	RTCCLK0 <sup>(2)</sup>	RTCOUT1	RTCOUT0
U-0	U-0						
_	U-0						bit
_	U-0						
 pit 7		U-0	U-0	U-0	U-0	U-0	U-0
oit 7	_						—
							bit
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpleme	nted bit, read as	'0'	
n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkn	own
oit 15	PWCEN: Po	wer Control En	able bit				
		ontrol is enable					
		ontrol is disable					
oit 14		ower Control F	-				
		ontrol output is					
oit 13		ontrol output is Power Control		calor bite			
JIL IS			-	by-2 of source R <sup>-</sup>	TCC clock		
				by-1 of source R <sup>-</sup>			
oit 12	PWCSPRE:	Power Control	Sample Preso	caler bits			
				by-2 of source RT			
		•		by-1 of source RT	FCC clock		
oit 11-10		0>: RTCC Cloo					
					s used for all RT	CC timer opera	tions.
		al Secondary O		0)			
		al power line so					
		al power line so					
oit 9-8	RTCOUT<1:	0>: RTCC Out	put Select bits	i			
		he source of th	e RTCC pin o	utput.			
	00 = RTCC a						
	10 = RTCC \$	seconds clock					
	11 <b>= Power</b> (						
oit 7-0	Unimpleme	nted: Read as	ʻ0'				
Note 1: 1	The RTCPWC .	register is only	affected by a	POR			

# REGISTER 16-2: RTCPWC: RTCC CONFIGURATION REGISTER 2<sup>(1)</sup>

2: When a new value is written to these register bits, the Seconds Value register should also be written to properly reset the clock prescalers in the RTCC.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0
bit 15			I	I			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0
bit 7	744 10	744 10	70014	744 10	710172	744 11	bit 0
Legend:							
R = Readable	≏ hit	W = Writable	hit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	NOWD
							lowin
bit 15		,	ed automatica	lly after an ala	arm event whe	never ARPT<7	:0> = 00h and
bit 14	1 = Chime is	ne Enable bit s enabled; ARP				to FFh	
bit 13-10		s disabled; ARP >: Alarm Mask			ach uun		
	0001 = Ever 0010 = Ever 0011 = Ever 0100 = Ever 0101 = Ever 0110 = Once 0111 = Once 1000 = Once 1001 = Coce 101x = Rese 11xx = Rese	y 10 seconds y minute y 10 minutes y hour e a day e a week e a month e a year (except erved – do not u erved – do not u	se se			very 4 years)	
bit 9-8		1:0>: Alarm Val	-				<b></b>
		11N VD 1NTH emented : <u>0&gt;:</u> EC IR IR					
bit 7-0	ARPT<7:0>:	Alarm Repeat Alarm will rep					
		Alarm will not decrements on		nt; it is prevent	ted from rolling	over from 00h	to FFh unless

# REGISTER 16-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

#### 16.2.5 RTCVAL REGISTER MAPPINGS

#### REGISTER 16-4: YEAR: YEAR VALUE REGISTER<sup>(1)</sup>

-         -	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15 bit 8	—	—	—	—	—	—	—	—
	bit 15							bit 8

| R/W-x  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to the YEAR register is only allowed when RTCWREN = 1.

### REGISTER 16-5: MTHDY: MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

- bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.
- bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **DAYTEN<1:0>:** Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
- bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

## REGISTER 16-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:				
R = Readable bit	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

#### REGISTER 16-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

NTEN2 MI	INTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0	
						bit 8	
/W-x F	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
CTEN2 SE	ECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0	
						bit 0	
W =	Writable bi	t	U = Unimplemented bit, read as '0'				
'1' <b>=</b>	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
	CTEN2 SE	CTEN2 SECTEN1 W = Writable bi	CTEN2     SECTEN1     SECTEN0       W = Writable bit	CTEN2     SECTEN1     SECTEN0     SECONE3       W = Writable bit     U = Unimplem	CTEN2     SECTEN1     SECTEN0     SECONE3     SECONE2       W = Writable bit     U = Unimplemented bit, read	CTEN2     SECTEN1     SECTEN0     SECONE3     SECONE2     SECONE1       W = Writable bit     U = Unimplemented bit, read as '0'	

bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

#### 16.2.6 ALRMVAL REGISTER MAPPINGS

#### REGISTER 16-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend
--------

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	<b>MTHTEN0:</b> Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>DAYTEN&lt;1:0&gt;:</b> Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
bit 3-0	<b>DAYONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

## REGISTER 16-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.
h:1 7 0	
bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>HRTEN&lt;1:0&gt;:</b> Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
bit 3-0	<b>HRONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15			•		•		bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	Unimplement	ted: Read as '0	,				
bit 14-12	MINTEN<2:0	>: Binary Code	d Decimal Valu	ue of Minute's T	ens Digit bits		
	Contains a va	lue from 0 to 5					
bit 11-8	MINONE<3:0	>: Binary Code	ed Decimal Val	ue of Minute's (	Ones Digit bits		
	Contains a va	lue from 0 to 9					
bit 7	Unimplemen	ted: Read as '	D'				
bit 6-4	SECTEN<2:0	>: Binary Code	ed Decimal Val	ue of Second's	Tens Digit bits		
	Contains a va	lue from 0 to 5					
bit 3-0	SECONE<3:0	D>: Binary Code	ed Decimal Val	lue of Second's	Ones Digit bit	5	
	Contains a va	lue from 0 to 9					

### REGISTER 16-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER


# REGISTER 16-11: RTCCSWT: RTCC CONTROL/SAMPLE WINDOW TIMER REGISTER<sup>(1)</sup>

| R/W-x    |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWCSTAB7 | PWCSTAB6 | PWCSTAB5 | PWCSTAB4 | PWCSTAB3 | PWCSTAB2 | PWCSTAB1 | PWCSTAB0 |
| bit 15   |          |          |          |          |          |          | bit 8    |

| R/W-x    |
|----------|----------|----------|----------|----------|----------|----------|----------|
| PWCSAMP7 | PWCSAMP6 | PWCSAMP5 | PWCSAMP4 | PWCSAMP3 | PWCSAMP2 | PWCSAMP1 | PWCSAMP0 |
| bit 7    |          |          |          |          |          |          | bit 0    |

W = Writable bit U = Unimplemented bit, read as '0'	
'1' = Bit is set '0' = Bit is cleared x = Bit is un	known
'1' = Bit is set '0' = Bit is cleared x = Bit is un	known

bit 15-8	PWCSTAB<7:0>: PWM Stability Window Timer bits 11111111 = Stability window is 255 TPWCCLK clock periods
	00000000 = Stability window is 0 TPWCCLK clock periods The sample window starts when the alarm event triggers. The stability window timer starts counting from every alarm event when PWCEN = 1.
bit 7-0	PWCSAMP<7:0>: PWM Sample Window Timer bits
	11111111 = Sample window is always enabled, even when PWCEN = 0 11111110 = Sample window is 254 TPWCCLK clock periods
	· · · · · · · · · · · · · · · · · · ·
	00000000 = Sample window is 0 TPWCCLK clock periods The sample window timer starts counting at the end of the stability window when PWCEN = 1. If PWCSTAB<7:0> = 00000000, the sample window timer starts counting from every alarm event when PWCEN = 1.



# 16.3 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value, loaded into the lower half of RCFGCAL, is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.
- 3. a) If the oscillator is faster than ideal (negative result from Step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is slower than ideal (positive result from Step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

### EQUATION 16-1:

(Ideal Frequency <sup>+</sup> – Measured Frequency) *	
60 = Clocks per Minute	
† Ideal Frequency = 32,768 Hz	

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse, except when SECONDS = 00, 15, 30 or 45. This is due to the auto-adjust of the RTCC at 15 second intervals.

**Note:** It is up to the user to include, in the error value, the initial error of the crystal: drift due to temperature and drift due to crystal aging.

# 16.4 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One-time alarm and repeat alarm options are available

#### 16.4.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 16-2, the interval selection of the alarm is configured through the AMASKx bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPTx bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled, and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPTx bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPTx bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

### 16.4.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a Trigger clock to other peripherals.

Note: Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

Alarm Mask Setting (AMASK<3:0>)	Day of the Week	Month	Day	Hours	Minutes	Seconds
0000 - Every half second 0001 - Every second						
0010 - Every 10 seconds						s
0011 - Every minute						S S
0100 - Every 10 minutes					m	s s
0101 - Every hour					mm	s s
0110 - Every day				h h	mm	ss
0111 - Every week	d			h h	mm	ss
1000 - Every month			d d	h h	mm	ss
1001 - Every year <sup>(1)</sup>		<b>m m</b> /	d d	h h	mm	s s
Note 1: Annually, except whe	en configured fo	r February 29.				

# 16.5 POWER CONTROL

The RTCC includes a power control feature that allows the device to periodically wake-up an external device, wait for the device to be stable before sampling wake-up events from that device and then shut down the external device. This can be done completely autonomously by the RTCC, without the need to wake from the current low-power mode (Sleep, Deep Sleep, etc.).

To enable this feature, the RTCC must be enabled (RTCEN = 1), the PWCEN register bit must be set and the RTCC pin must be driving the PWC control signal (RTCOE = 1 and RTCCLK<1:0> = 11).

The polarity of the PWC control signal may be chosen using the PWCPOL register bit. Active-low or active-high may be used with the appropriate external switch to turn on or off the power to one or more external devices. The active-low setting may also be used in conjunction with an open-drain setting on the RTCC pin. This setting is able to drive the GND pin(s) of the external device directly (with the appropriate external VDD pull-up device), without the need for external switches. Finally, the CHIME bit should be set to enable the PWC periodicity.

NOTES:

# 17.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLC) module allows the user to specify combinations of signals as inputs to a logic function and to use the logic output to control other peripherals or I/O pins. This provides greater flex-ibility and potential in embedded designs since the CLC

module can operate outside the limitations of software execution and supports a vast amount of output designs.

There are four input gates to the selected logic function. These four input gates select from a pool of up to 32 signals that are selected using four data source selection multiplexers. Figure 17-1 shows an overview of the module. Figure 17-3 shows the details of the data source multiplexers and logic input gate connections.






FIGURE 17-1: CLCx MODULE

# FIGURE 17-2: LOGIC FUNCTION COMBINATORIAL OPTIONS





# 17.1 Control Registers

The CLCx module is controlled by the following registers:

- CLCxCONL
- CLCxCONH
- CLCxSEL
- CLCxGLSL
- CLCxGLSH

The CLCx Control registers (CLCxCONL and CLCxCONH) are used to enable the module and interrupts, control the output enable bit, select output polarity and select the logic function. The CLCx Control registers also allow the user to control the logic polarity of not only the cell output, but also some intermediate variables. The CLCx Source Select register (CLCxSEL) allows the user to select up to 4 data input sources using the 4 data input selection multiplexers. Each multiplexer has a list of 8 data sources available.

The CLCx Gate Logic Select registers (CLCxGLSL and CLCxGLSH) allow the user to select which outputs from each of the selection MUXes are used as inputs to the input gates of the logic cell. Each data source MUX outputs both a true and a negated version of its output. All of these 8 signals are enabled, ORed together by the logic cell input gates.

## REGISTER 17-1: CLCxCONL: CLCx CONTROL REGISTER (LOW)

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0
LCEN		—		INTP	INTN	_	
bit 15							bita
R-0	R-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
LCOE	LCOUT	LCPOL		_	MODE2	MODE1	MODE0
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	0 = CLCx is a	enabled and mix disabled and ha	s logic zero c				
bit 14-12	Unimplemen	ted: Read as '0	,				
bit 11	1 = Interrupt	Positive Edge In will be generate will not be gene	d when a risi	le bit ing edge occurs	on LCOUT		
hit 10	INTN: CLCx I						
bit 10	1 = Interrupt	will be generate	d when a fall	ble bit ling edge occurs	on LCOUT		
bit 9-8	1 = Interrupt 0 = Interrupt	•	ed when a fall rated		s on LCOUT		
	<ul> <li>1 = Interrupt</li> <li>0 = Interrupt</li> <li>Unimplemen</li> <li>LCOE: CLCx</li> <li>1 = CLCx por</li> </ul>	will be generate will not be gene <b>ted:</b> Read as '0 Port Enable bit t pin output is e	ed when a fall rated , nabled		s on LCOUT		
bit 9-8	1 = Interrupt 0 = Interrupt Unimplemen LCOE: CLCx 1 = CLCx por 0 = CLCx por LCOUT: CLC 1 = CLCx out	will be generate will not be gene <b>ted:</b> Read as '0 Port Enable bit t pin output is e t pin output is d x Data Output S put high	d when a fall rated nabled isabled		s on LCOUT		
bit 9-8 bit 7	<ol> <li>1 = Interrupt</li> <li>0 = Interrupt</li> <li>Unimplemen</li> <li>LCOE: CLCx</li> <li>1 = CLCx por</li> <li>0 = CLCx por</li> <li>LCOUT: CLC</li> <li>1 = CLCx out</li> <li>0 = CLCx out</li> <li>U = CLCx out</li> <li>LCPOL: CLC</li> <li>1 = The outp</li> </ol>	will be generate will not be gene <b>ted:</b> Read as '0 Port Enable bit t pin output is e t pin output is d x Data Output S put high	ed when a fall rated nabled isabled itatus bit y Control bit e is inverted	ling edge occurs	s on LCOUT		

#### REGISTER 17-1: CLCxCONL: CLCx CONTROL REGISTER (LOW) (CONTINUED)

#### bit 2-0 MODE<2:0>: CLCx Mode bits

- 111 = Cell is a 1-input transparent latch with S and R
- 110 = Cell is a JK flip-flop with R
- 101 = Cell is a 2-input D flip-flop with R
- 100 = Cell is a 1-input D flip-flop with S and R
- 011 = Cell is an SR latch
- 010 = Cell is a 4-input AND
- 001 = Cell is an OR-XOR
- 000 = Cell is a AND-OR

#### REGISTER 17-2: CLCxCONH: CLCx CONTROL REGISTER (HIGH)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	G4POL	G3POL	G2POL	G1POL
bit 7							bit 0

Legend:	U = Unimplemented b	U = Unimplemented bit, read as '0'					
R = Readable bit	W = Writable bit	HSC = Hardware Setta	HSC = Hardware Settable/Clearable bit				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-4	Unimplemented: Read as '0'
bit 3	G4POL: Gate 4 Polarity Control bit
	<ul> <li>1 = The output of Channel 4 logic is inverted when applied to the logic cell</li> <li>0 = The output of Channel 4 logic is not inverted</li> </ul>
bit 2	G3POL: Gate 3 Polarity Control bit
	<ul> <li>1 = The output of Channel 3 logic is inverted when applied to the logic cell</li> <li>0 = The output of Channel 3 logic is not inverted</li> </ul>
bit 1	G2POL: Gate 2 Polarity Control bit
	<ul> <li>1 = The output of Channel 2 logic is inverted when applied to the logic cell</li> <li>0 = The output of Channel 2 logic is not inverted</li> </ul>
bit 0	G1POL: Gate 1 Polarity Control bit
	<ul><li>1 = The output of Channel 1 logic is inverted when applied to the logic cell</li><li>0 = The output of Channel 1 logic is not inverted</li></ul>

# REGISTER 17-3: CLCxSEL: CLCx INPUT MUX SELECT REGISTER

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0							
_	DS42	DS41	DS40		DS32	DS31	DS30							
bit 15							bit							
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0							
	DS22	DS21	DS20		DS12	DS11	DS10							
bit 7							bit							
Legend:														
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'								
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown							
bit 15	Unimplomo	nted: Read as '	0'											
bit 14-12	-	Data Selection N		election hits										
	111 = MCCF													
	110 <b>= MCCF</b>													
	101 <b>= Digita</b> l	101 = Digital logic high												
	100 = CTMU Trigger interrupt													
	For CLC1:													
	011 = SPI1 SDIx 010 = Comparator 3 output													
	010 = CLC2 output													
	000 = CLCINB I/O pin													
	For CLC2:													
	011 = SPI2 \$													
	010 = Comp 001 = CLC1	arator 3 output												
	000 = CLCIN													
bit 11	Unimpleme	nted: Read as '	0'											
bit 10-8	DS3<2:0>: [	Data Selection N	1UX 3 Signal S	election bits										
	111 = MCCP3 event flag													
	110 = MCCP2 event flag 101 = Digital logic high													
	For CLC1:													
	<u>FOR CLOT:</u> 100 = UART1 RX													
	011 = SPI1 SDOx													
	010 = Comparator 2 output													
	001 = CLC1 output													
	000 = CLCINA I/O pin For CLC2:													
	100 = UART	2 RX												
	011 = SPI2 \$													
	010 = Comp	arator 2 output												
	001 = CLC2													
	000 = CLCIN		- 1											
bit 7	Unimplemei	nted: Read as '	0.											

#### REGISTER 17-3: CLCxSEL: CLCx INPUT MUX SELECT REGISTER (CONTINUED)

- bit 6-4 DS2<2:0>: Data Selection MUX 2 Signal Selection bits
  - 111 = MCCP2 event flag
    - 110 = MCCP1 event flag
    - 101 = Digital logic high
    - 100 = A/D end of conversion event

For CLC1:

- 011 = UART1 TX
- 010 = Comparator 1 output
- 001 = CLC2 output
- 000 = CLCINB I/O pin
- For CLC2:
- 011 = UART2 TX
- 010 = Comparator 1 output
- 001 = CLC1 output
- 000 = CLCINB I/O pin
- bit 3 Unimplemented: Read as '0'
- bit 2-0 DS1<2:0>: Data Selection MUX 1 Signal Selection bits
  - 111 = SCCP5 Event Flag
  - 110 = SCCP4 Event Flag
  - 101 = Digital Logic High
  - 100 = 8 MHz FRC clock source
  - 011 = LPRC clock source
  - 010 = SOSC clock source
  - 001 = System Clock (TCY)
  - 000 = CLCINA I/O pin

#### R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 G2D4T G2D4N G2D3T G2D3N G2D2T G2D2N G2D1T G2D1N bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 G1D4T G1D2N G1D4N G1D3T G1D3N G1D2T G1D1T G1D1N bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared x = Bit is unknown '1' = Bit is set bit 15 G2D4T: Gate 2 Data Source 4 True Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 2 0 = The Data Source 4 inverted signal is disabled for Gate 2 G2D4N: Gate 2 Data Source 4 Negated Enable bit bit 14 1 = The Data Source 4 inverted signal is enabled for Gate 2 0 = The Data Source 4 inverted signal is disabled for Gate 2 G2D3T: Gate 2 Data Source 3 True Enable bit bit 13 1 = The Data Source 3 inverted signal is enabled for Gate 2 0 = The Data Source 3 inverted signal is disabled for Gate 2 bit 12 G2D3N: Gate 2 Data Source 3 Negated Enable bit 1 = The Data Source 3 inverted signal is enabled for Gate 2 0 = The Data Source 3 inverted signal is disabled for Gate 2 bit 11 G2D2T: Gate 2 Data Source 2 True Enable bit 1 = The Data Source 2 inverted signal is enabled for Gate 2 0 = The Data Source 2 inverted signal is disabled for Gate 2 G2D2N: Gate 2 Data Source 2 Negated Enable bit bit 10 1 = The Data Source 2 inverted signal is enabled for Gate 2 0 = The Data Source 2 inverted signal is disabled for Gate 2 bit 9 G2D1T: Gate 2 Data Source 1 True Enable bit 1 = The Data Source 1 inverted signal is enabled for Gate 2 0 = The Data Source 1 inverted signal is disabled for Gate 2 bit 8 G2D1N: Gate 2 Data Source 1 Negated Enable bit 1 = The Data Source 2 inverted signal is enabled for Gate 1 0 = The Data Source 2 inverted signal is disabled for Gate 1 bit 7 G1D4T: Gate 1 Data Source 4 True Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 1 0 = The Data Source 4 inverted signal is disabled for Gate 1 bit 6 G1D4N: Gate 1 Data Source 4 Negated Enable bit 1 = The Data Source 4 inverted signal is enabled for Gate 1

#### REGISTER 17-4: CLCxGLSL: CLCx GATE LOGIC INPUT SELECT LOW REGISTER

 bit 6
 G1D4N: Gate 1 Data Source 4 Negated Enable bit

 1 = The Data Source 4 inverted signal is enabled for Gate 1

 0 = The Data Source 4 inverted signal is disabled for Gate 1

 bit 5
 G1D3T: Gate 1 Data Source 3 True Enable bit

 1 = The Data Source 3 inverted signal is enabled for Gate 1

 0 = The Data Source 3 inverted signal is enabled for Gate 1

 0 = The Data Source 3 inverted signal is disabled for Gate 1

 bit 4
 G1D3N: Gate 1 Data Source 3 Negated Enable bit

 1 = The Data Source 3 inverted signal is enabled for Gate 1

 0 = The Data Source 3 inverted signal is enabled for Gate 1

 0 = The Data Source 3 inverted signal is enabled for Gate 1

 0 = The Data Source 3 inverted signal is enabled for Gate 1

 0 = The Data Source 3 inverted signal is disabled for Gate 1

 0 = The Data Source 3 inverted signal is disabled for Gate 1

 0 = The Data Source 3 inverted signal is disabled for Gate 1

 0 = The Data Source 3 inverted signal is disabled for Gate 1

 0 = The Data Source 3 inverted signal is disabled for Gate 1

# REGISTER 17-4: CLCxGLSL: CLCx GATE LOGIC INPUT SELECT LOW REGISTER (CONTINUED)

bit 3	G1D2T: Gate 1 Data Source 2 True Enable bit
	<ul> <li>1 = The Data Source 2 inverted signal is enabled for Gate 1</li> <li>0 = The Data Source 2 inverted signal is disabled for Gate 1</li> </ul>
bit 2	<b>G1D2N:</b> Gate 1 Data Source 2 Negated Enable bit 1 = The Data Source 2 inverted signal is enabled for Gate 1 0 = The Data Source 2 inverted signal is disabled for Gate 1
bit 1	<b>G1D1T:</b> Gate 1 Data Source 1 True Enable bit 1 = The Data Source 1 inverted signal is enabled for Gate 1 0 = The Data Source 1 inverted signal is disabled for Gate 1
bit 0	<b>G1D1N:</b> Gate 1 Data Source 1 Negated Enable bit 1 = The Data Source 1 inverted signal is enabled for Gate 1 0 = The Data Source 1 inverted signal is disabled for Gate 1

#### REGISTER 17-5: CLCxGLSH: CLCx GATE LOGIC INPUT SELECT HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N
bit 15	•	·	•		•	•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	1		-		-	-	R/W-0
G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N
bit 7							bit (
Legend:		U = Unimplen	nented bit, rea	d as '0'			
R = Readable	e bit	W = Writable	bit	HSC = Hardv	vare Settable/C	learable bit	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	G4D4T: Gate	4 Data Source	4 True Enable	e bit			
	1 = The Data	Source 4 inver	ted signal is e	nabled for Gate	e 4		
	0 = The Data	Source 4 inver	ted signal is di	sabled for Gate	e 4		
bit 14		4 Data Source	Ģ				
		Source 4 inver Source 4 inver	•				
bit 13		4 Data Source	•		e 4		
DIL 13		Source 3 inver			- 4		
		Source 3 inver					
bit 12		4 Data Source	-				
		Source 3 inver	•		e 4		
	0 = The Data	Source 3 inver	ted signal is di	sabled for Gate	e 4		
bit 11		4 Data Source					
		Source 2 inver Source 2 inver					
bit 10		4 Data Source					
		Source 2 inver					
h:1 0		Source 2 inver	•		e 4		
bit 9		4 Data Source Source 1 inver			- 4		
		Source 1 inver	•				
bit 8		4 Data Source	•				
		Source 1 inver			e 4		
	0 = The Data	Source 1 inver	ted signal is di	sabled for Gat	e 4		
bit 7	G3D4T: Gate	3 Data Source	4 True Enable	e bit			
		Source 4 inver	•				
		Source 4 inver	-		e 3		
bit 6		3 Data Source	-		. 2		
		Source 4 inver Source 4 inver	•				
bit 5		3 Data Source	-		-		
		Source 3 inver			e 3		
		Source 3 inver					
bit 4	G3D3N: Gate	3 Data Source	e 3 Negated Ei	nable bit			
		Source 3 inver					
	0 = 1 ne Data	Source 3 inver	ted signal is di	sabled for Gate	eз		

# REGISTER 17-5: CLCxGLSH: CLCx GATE LOGIC INPUT SELECT HIGH REGISTER (CONTINUED)

bit 3	G3D2T: Gate 3 Data Source 2 True Enable bit
	1 = The Data Source 2 inverted signal is enabled for Gate 3
	0 = The Data Source 2 inverted signal is disabled for Gate 3
bit 2	<b>G3D2N:</b> Gate 3 Data Source 2 Negated Enable bit 1 = The Data Source 2 inverted signal is enabled for Gate 3 0 = The Data Source 2 inverted signal is disabled for Gate 3
bit 1	G3D1T: Gate 3 Data Source 1 True Enable bit
	1 = The Data Source 1 inverted signal is enabled for Gate 3
	0 = The Data Source 1 inverted signal is disabled for Gate 3
bit 0	G3D1N: Gate 3 Data Source 1 Negated Enable bit
	1 = The Data Source 1 inverted signal is enabled for Gate 3
	0 = The Data Source 1 inverted signal is disabled for Gate 3

NOTES:


# 18.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the High/Low-Voltage Detect, refer to the "PIC24F Family Reference Manual", Section 36. "High-Level Integration with Programmable High/Low-Voltage Detect (HLVD)" (DS39725).

The High/Low-Voltage Detect module (HLVD) is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 18-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.



# FIGURE 18-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
HLVDEN	_	HLSIDL			—		_		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
VDIR	BGVST	IRVST		HLVDL3	HLVDL2	HLVDL1	HLVDL0		
bit 7							bit (		
Legend:									
R = Readabl	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15	HLVDEN: Hi	igh/Low-Voltage	Detect Powe	r Enable bit					
	1 = HLVD is								
	0 = HLVD is								
bit 14	•	nted: Read as 'C							
bit 13		VD Stop in Idle N		de de la					
		nues module op es module opera			le mode				
bit 12-8	<ul> <li>0 = Continues module operation in Idle mode</li> <li>Unimplemented: Read as '0'</li> </ul>								
bit 7	-	ge Change Direc		t					
	-	curs when voltage			nt (HLVDL<3:0	>)			
	0 = Event oc	curs when voltage	ge equals or	falls below trip po	oint (HLVDL<3	:0>)			
bit 6	BGVST: Bar	nd Gap Voltage S	Stable Flag bi	t					
		s that the band g s that the band g							
bit 5	IRVST: Inter	nal Reference Vo	oltage Stable	Flag bit					
		s that the interna			and the High-V	oltage Detect lo	ogic generates		
		rupt flag at the s							
		s that the internate the internate the interrupt flater							
	enabled		ng at the opt	in the second ge is					
bit 4	Unimpleme	nted: Read as 'o	)'						
bit 3-0	HLVDL<3:0	>: High/Low-Volt	age Detection	n Limit bits					
		rnal analog inpu	t is used (inp	ut comes from th	e HLVDIN pin)	1			
	1110 <b>= Trip</b> 1101 <b>= Trip</b>								
	1101 <b>–</b> Trip	Point 3 <sup>(1)</sup>							
	•								
	•								

### REGISTER 18-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER



# 19.0 12-BIT A/D CONVERTER WITH THRESHOLD DETECT


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the 12-Bit A/D Converter with Threshold Detect, refer to the "PIC24F Family Reference Manual", Section 51. "12-Bit A/D Converter with Threshold Detect" (DS39739).

The PIC24F 12-bit A/D Converter has the following key features:

- Successive Approximation Register (SAR)
   Conversion
- Conversion Speeds of up to 100 ksps
- Up to 32 Analog Input Channels (Internal and External)
- Multiple Internal Reference Input Channels
- External Voltage Reference Input Pins
- Unipolar Differential Sample-and-Hold (S/H)
   Amplifier
- Automated Threshold Scan and Compare
   Operation to Pre-Evaluate Conversion Results
- Selectable Conversion Trigger Source
- Fixed-Length (one word per channel), Configurable Conversion Result Buffer
- Four Options for Results Alignment
- Configurable Interrupt Generation
- Operation During CPU Sleep and Idle modes

The 12-bit A/D Converter module is an enhanced version of the 10-bit module offered in some PIC24 devices. Both modules are Successive Approximation Register (SAR) converters at their cores, surrounded by a range of hardware features for flexible configuration. This version of the module extends functionality by providing 12-bit resolution, a wider range of automatic sampling options and tighter integration with other analog modules, such as the CTMU, and a configurable results buffer. There is a legacy 10-bit mode on this A/D to allow the option to run with lower resolution in order to obtain higher throughput. This module also includes a unique Threshold Detect feature that allows the module itself to make simple decisions based on the conversion results.

A simplified block diagram for the module is illustrated in Figure 19-1.



# FIGURE 19-1: 12-BIT A/D CONVERTER BLOCK DIAGRAM

To perform an A/D conversion:

- 1. Configure the A/D module:
  - a) Configure the port pins as analog inputs and/or select band gap reference inputs (ANS<12:10>, ANS<5:0>).
  - b) Select voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
  - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
  - d) Select the appropriate sample/conversion sequence (AD1CON1<7:4> and AD1CON3<12:8>).
  - e) Configure the MODE12 bit to select A/D resolution (AD1CON1<10>).
  - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
  - g) Select the interrupt rate (AD1CON2<6:2>).
  - h) Turn on the A/D module (AD1CON1<15>).
- 2. Configure the A/D interrupt (if required):
  - a) Clear the AD1IF bit.
  - b) Select the A/D interrupt priority.

To perform an A/D sample and conversion using Threshold Detect scanning:

- 1. Configure the A/D module:
  - a) Configure the port pins as analog inputs (ANS<12:10>, ANS<5,0>).
  - b) Select the voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
  - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
  - d) Select the appropriate sample/conversion sequence (AD1CON1<7:4> and AD1CON3<12:8>).
  - e) Configure the MODE12 bit to select A/D resolution (AD1CON1<10>).
  - f) Select how the conversion results are presented in the buffer (AD1CON1<9:8>).
  - g) Select the interrupt rate (AD1CON2<6:2>).

- 2. Configure the threshold compare channels:
  - a) Enable auto-scan; set the ASEN bit (AD1CON5<15>).
  - b) Select the Compare mode "Greater Than, Less Than or Windowed"; set the CMx bits (AD1CON5<1:0>).
  - c) Select the threshold compare channels to be scanned (AD1CSSH, AD1CSSL).
  - d) If the CTMU is required as a current source for a threshold compare channel, enable the corresponding CTMU channel (AD1CTMENH, AD1CTMENL).
  - e) Write the threshold values into the corresponding ADC1BUFn registers.
  - f) Turn on the A/D module (AD1CON1<15>).
- Note: If performing an A/D sample and conversion using Threshold Detect in Sleep Mode, the RC A/D clock source must be selected before entering into Sleep mode.
- 3. Configure the A/D interrupt (OPTIONAL):
  - a) Clear the AD1IF bit.
  - b) Select the A/D interrupt priority.

# 19.1 A/D Control Registers

The 12-bit A/D Converter module uses up to 43 registers for its operation. All registers are mapped in the data memory space.

#### 19.1.1 CONTROL REGISTERS

Depending on the specific device, the module has up to eleven control and status registers:

- AD1CON1: A/D Control Register 1
- AD1CON2: A/D Control Register 2
- AD1CON3: A/D Control Register 3
- AD1CON5: A/D Control Register 5
- AD1CHS: A/D Sample Select Register
- AD1CHITH and AD1CHITL: A/D Scan Compare Hit Registers
- AD1CSSH and AD1CSSL: A/D Input Scan Select Registers
- AD1CTMENH and AD1CTMENL: CTMU Enable Registers

The AD1CON1, AD1CON2 and AD1CON3 registers (Register 19-1, Register 19-2 and Register 19-3) control the overall operation of the A/D module. This includes enabling the module, configuring the conversion clock and voltage reference sources, selecting the sampling and conversion Triggers, and manually controlling the sample/convert sequences. The AD1CON5 register (Register 19-4) specifically controls features of the Threshold Detect operation, including its function in power-saving modes.

The AD1CHS register (Register 19-5) selects the input channels to be connected to the S/H amplifier. It also allows the choice of input multiplexers and the selection of a reference source for differential sampling.

The AD1CHITH and AD1CHITL registers (Register 19-6 and Register 19-7) are semaphore registers used with Threshold Detect operations. The status of individual bits, or bit pairs in some cases, indicates if a match condition has occurred. AD1CHITL is always implemented, whereas AD1CHITH may not be implemented in devices with 16 or fewer channels.

The AD1CSSH/L registers (Register 19-8 and Register 19-9) select the channels to be included for sequential scanning.

The AD1CTMENH/L registers (Register 19-10 and Register 19-11) select the channel(s) to be used by the CTMU during conversions. Selecting a particular channel allows the A/D Converter to control the CTMU (particularly, its current source) and read its data through that channel. AD1CTMENL is always implemented, whereas AD1CTMENH may not be implemented in devices with 16 or fewer channels.

### 19.1.2 A/D RESULT BUFFERS

The module incorporates a multi-word, dual port buffer, called ADC1BUFn. Each of the locations is mapped into the data memory space and is separately addressable. The buffer locations are referred to as ADC1BUF0 through ADC1BUFn (up to 17).

The A/D result buffers are both readable and writable. When the module is active (AD1CON<15> = 1), the buffers are read-only and store the results of A/D conversions. When the module is inactive (AD1CON<15> = 0), the buffers are both readable and writable. In this state, writing to a buffer location programs a conversion threshold for Threshold Detect operations.

Buffer contents are not cleared when the module is deactivated with the ADON bit (AD1CON1<15>). Conversion results and any programmed threshold values are maintained when ADON is set or cleared.

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
ADON	_	ADSIDL			MODE12	FORM1	FORM0
bit 15	·						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
SSRC3	SSRC2	SSRC1	SSRC0		ASAM	SAMP	DONE
bit 7							bit 0
Legend:		C = Clearable	hit		nented bit, read	1 25 '0'	
R = Readabl	e hit	W = Writable		•	are Settable/C		
-n = Value at		'1' = Bit is set	JIL	'0' = Bit is clea		x = Bit is unkn	own
	FUR	I – Dit is set					
bit 15	ADON: A/D C	Operating Mode	bit				
		verter module i					
	0 = A/D Conv						
bit 14	Unimplemen	ted: Read as '	)'				
bit 13		Stop in Idle Me					
		ues module op s module opera		device enters Id	lle mode		
bit 12-11		ted: Read as '					
bit 10	•	Bit Operation I					
	1 = 12-bit A/[ 0 = 10-bit A/[	D operation					
bit 9-8	FORM<1:0>:	Data Output F	ormat bits (see	the following for	ormats)		
	10 = Absolute 01 = Decimal	al result, signe e fractional resu result, signed, e decimal resul	ilt, unsigned, le right-justified	-			
bit 7-4		Sample Clock		-			
	1111 <b>= Rese</b>	-					
	•						
	•						
	1011 = SCCF 1010 = MCCI 1001 = MCCI 1000 = CLC1 0111 = Intern 0110 = TMR1 0101 = TMR1 0100 = CTMU 0011 = SCCF 0010 = MCCI	event ends sa P4 event ends sa P3 event ends event ends sa al counter end I Sleep mode T I event ends sa P5 event ends sa P1 event ends sa event ends sa	sampling and s sampling and s sampling and st mpling and sta s sampling and rigger event e ampling and st sampling and st sampling and st sampling and st sampling and stan		n ion (auto-conv nd starts conve n n		

### REGISTER 19-1: AD1CON1: A/DA/D CONTROL REGISTER 1

**Note 1:** This version of the TMR1 Trigger allows A/D conversions to be triggered from TMR1 while the device is operating in Sleep mode. The SSRC<3:0> = 0101 option allows conversions to be triggered in Run or Idle modes only.

# REGISTER 19-1: AD1CON1: A/DA/D CONTROL REGISTER 1 (CONTINUED)

- bit 3
   Unimplemented: Read as '0'

   bit 2
   ASAM: A/D Sample Auto-Start bit

   1 = Sampling begins immediately after the last conversion; SAMP bit is auto-set

   0 = Sampling begins when the SAMP bit is manually set

   bit 1
   SAMP: A/D Sample Enable bit

   1 = A/D Sample-and-Hold amplifiers are sampling
  - 0 = A/D Sample-and-Hold amplifiers are holding
- bit 0 DONE: A/D Conversion Status bit
  - 1 = A/D conversion cycle has completed
  - 0 = A/D conversion cycle has not started or is in progress
- **Note 1:** This version of the TMR1 Trigger allows A/D conversions to be triggered from TMR1 while the device is operating in Sleep mode. The SSRC<3:0> = 0101 option allows conversions to be triggered in Run or Idle modes only.

<b>PVCFG</b>			U-0	R/W-0	R/W-0	U-0	U-0		
	1 PVCFG0	NVCFG0		BUFREGEN	CSCNA	—	—		
oit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS <sup>(1</sup>		SMPI3	SMPI2	SMPI1	SMPI0	BUFM <sup>(1)</sup>	ALTS		
oit 7		· · · · · · · · · · · · · · · · · · ·		-		ļļ	bit		
.egend:									
R = Reada	able bit	W = Writable b	oit	U = Unimplem	ented bit, read	l as '0'			
n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	own		
vit 15-14	<b>PVCFG&lt;1:0</b> > 11 = 4 * Inter 10 = 2 * Inter 01 = Externa 00 = AVDD	rnal VBG <sup>(2)</sup> rnal VBG <sup>(3)</sup>	itive Voltage	Reference Confi	guration bits				
oit 13	<b>NVCFG0:</b> Co 1 = External 0 = AVss	-	e Voltage Ref	erence Configura	ation bits				
oit 12	Unimplemen	Unimplemented: Read as '0'							
oit 11	BUFREGEN	: A/D Buffer Reg	ister Enable I	bit					
		ion result is load It buffer is treate		er location deter	mined by the o	converted chanr	nel		
oit 10		-	ns for CH0+ S	S/H Input for MU	X A Setting bit	t			
	1 = Scans in 0 = Does not								
oit 9-8	Unimplemen	ted: Read as '0	,						
oit 7	BUFS: Buffer	r Fill Status bit <sup>(1)</sup>							
				er; user should ad r; user should ad					
oit 6-2	SMPI<4:0>:	Interrupt Sample	Rate Select	bits					
				e conversion for e conversion for					
	00000 = Inte	errupts at the co	npletion of th	e conversion for e conversion for		ample			
vit 1	1 = Starts fill interrupt 0 = Starts fil	(Split Buffer mo	address, AD de)	1BUF0, on the f					
oit O	-	ate Input Sample	e Mode Seled	ct bit					
		annel input selec ises channel inp		e A on the first sa Sample A	ample and Sar	mple B on the n	ext sample		
lote 1:	This is only applicused when BUFM		ouffer is used	in FIFO mode (E	BUFREGEN =	0). In addition,	BUFS is onl		
	The voltage refer								

© 2013 Microchip Technology Inc.

R/W-0	R-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	EXTSAM	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15		·					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0
bit 7		•	•	•	·		bit C
Legend:		r = Reserved	bit				
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 13 bit 12-8	0 = A/D is fir <b>Reserved:</b> M	Auto-Sample <sup>-</sup>	I	S			
	00001 = 1 T. 00000 = 0 T.	AD					
bit 7-0	11111111 <b>-</b> 0	A/D Conversio 1000000 = Re: 64 * TCY = TAI	served	t bits			
	00000001 = 00000000 =	2 * TCY = TAD TCY = TAD					

### REGISTER 19-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	r-0	U-0	R/W-0	R/W-0
ASEN <sup>(1)</sup>	LPEN	CTMREQ	BGREQ	r		ASINT1	ASINT0
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	_	WM1	WM0	CM1	CM0
bit 7							bit C
Legend:		r = Reserved b	it				
R = Read	able bit	W = Writable b	it	U = Unimplem	ented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	ASEN: Auto-	Scan Enable bit <sup>(1</sup>	1)				
		an is enabled an is disabled					
bit 14	LPEN: Low-F	Power Enable bit					
		to Low-Power mo s in Full-Power mo					
bit 13	CTMREQ: C	TMU Request bit					
		s enabled when th s not enabled by t		oled and active			
bit 12		nd Gap Request I					
		p is enabled whe p is not enabled b		nabled and activ	ve		
bit 11	Reserved: N	<b>laintain as</b> '0'					
bit 10	Unimplemer	nted: Read as '0'					
bit 9-8	ASINT<1:0>	: Auto-Scan (Thre	eshold Detect	) Interrupt Mode	bits		
	10 = Interrup	ot after a Thresho ot after a valid con ot after a Thresho rrupt	npare has occ	curred		id compare has	occurred
bit 7-4	Unimplemer	nted: Read as '0'					
bit 3-2	WM<1:0>: W	/rite Mode bits					
	11 = Reserve	ed					
	match,	ompare only (con as defined by the t and save (conve	CMx and AS	INTx bits, occur	s)	-	
		n, as defined by th operation (conve			on determined	by the buffer re	gister bits)
bit 1-0	CM<1:0>: Co	ompare Mode bits	6				
	the corr	Window mode (v esponding buffer (	pair)				
	corresp	Vindow mode (va onding buffer pair) Than mode (valid	)				
	register			-			
Note 1:	When using a Auto-Convert	uto-scan with Thr mode (SSRC<3:(	reshold Detec )> = 7). Any o	t (ASEN = 1), d ther available S	o not configure SRC selection is	the sample cloc	k source to

### REGISTER 19-4: AD1CON5: A/D CONTROL REGISTER 5

the sample clock source (SSRC<3:0> = 7), make sure ASEN is cleared.

CH0NB2	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0			
bit 7							bit (			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15-13	CH0NB<2:0> 111 = AN6 <sup>(1)</sup> 110 = AN5 <sup>(2)</sup> 101 = AN4 100 = AN3 011 = AN2 010 = AN1 001 = AN0	: Sample B Ch	annel 0 Negativ	ve Input Select	bits					
	000 = AVss									
bit 12-8	<b>CH0SB&lt;4:0&gt;:</b> S/H Amplifier Positive Input Select for MUX B Multiplexer Setting bits 11111 = Unimplemented, do not use									
	11011 = Low 11010 = Inte 11000-11001 10001 = No o 10111 = No o	<sub>S</sub> (3) ver guardband r rnal Band Gap L = Unimpleme channels are co channels conne channels conne s not require th	ail (0.215 * Voc Reference (VB nted, do not us onnected, all inp ected, all inputs ected, all inputs	o) G) <sup>(3)</sup> e outs are floating are floating (us are floating (us	sed for CTMU) used for CTMU	temperature s	ensor input)			

#### REGISTER 19-5: AD1CHS: A/D SAMPLE SELECT REGISTER

- 2: This is implemented on 28-pin and 44-pin devices only.
- 3: The band gap value used for this input is 2x or 4x the internal VBG, which is selected when PVCFG<1:0> = 1x.

#### REGISTER 19-5: AD1CHS: A/D SAMPLE SELECT REGISTER (CONTINUED)

- bit 7-5 **CH0NA<2:0>:** Sample A Channel 0 Negative Input Select bits The same definitions as for CHONB<2:0>.
- bit 4-0 **CH0SA<4:0>:** Sample A Channel 0 Positive Input Select bits The same definitions as for CHONA<4:0>.
- Note 1: This is implemented on 44-pin devices only.
  - 2: This is implemented on 28-pin and 44-pin devices only.
  - 3: The band gap value used for this input is 2x or 4x the internal VBG, which is selected when PVCFG<1:0> = 1x.

### REGISTER 19-6: AD1CHITH: A/D SCAN COMPARE HIT REGISTER (HIGH WORD)<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CHH23 | CHH22 | CHH21 | CHH20 | CHH19 | CHH18 | CHH17 | CHH16 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'.

bit 7-0 CHH<23:16>: A/D Compare Hit bits

If CM<1:0> = 11:

1 = A/D Result Buffer x has been written with data or a match has occurred

0 = A/D Result Buffer x has not been written with data

For All Other Values of CM<1:0>:

- 1 = A match has occurred on A/D Result Channel x
- 0 = No match has occurred on A/D Result Channel x

**Note 1:** Unimplemented channels are read as '0'.

### REGISTER 19-7: AD1CHITL: A/D SCAN COMPARE HIT REGISTER (LOW WORD)<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CHH15	CHH14	CHH13	CHH12	CHH11	CHH10	CHH9	CHH8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CHH7	CHH6	CHH5	CHH4	CHH3	CHH2	CHH1	CHH0
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			iown	
•							

bit 15-0 CHH<15:0>: A/D Compare Hit bits

<u>If CM<1:0> = 11:</u>

1 = A/D Result Buffer x has been written with data or a match has occurred

0 = A/D Result Buffer x has not been written with data

For All Other Values of CM<1:0>:

1 = A match has occurred on A/D Result Channel n

0 = No match has occurred on A/D Result Channel n

Note 1: Unimplemented channels are read as '0'.

REGISTER 19-8:	AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH WORD) <sup>(1)</sup>	
----------------	--	--

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
—	CSS30	CSS29	CSS28	CSS27	CSS26	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16
bit 7		•					bit 0
							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

- bit 14-10CSS<30:26>: A/D Input Scan Selection bits1 = Includes corresponding channel for input scan0 = Skips channel for input scanbit 9-8Unimplemented: Read as '0'bit 7-0CSS<23:16>: A/D Input Scan Selection bits
  - 1 = Includes corresponding channel for input scan
  - 0 = Skips channel for input scan
- **Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.

### REGISTER 19-9: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW WORD)<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CSS7  | CSS6  | CSS5  | CSS4  | CSS3  | CSS2  | CSS1  | CSS0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<15:0>: A/D Input Scan Selection bits

- 1 = Includes corresponding ANx input for scan
- 0 = Skips channel for input scan
- **Note 1:** Unimplemented channels are read as '0'. Do not select unimplemented channels for sampling as indeterminate results may be produced.

### REGISTER 19-10: AD1CTMENH: CTMU ENABLE REGISTER (HIGH WORD)<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CTMEN23 | CTMEN22 | CTMEN21 | CTMEN20 | CTMEN19 | CTMEN18 | CTMEN17 | CTMEN16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'.

bit 7-0 CTMEN<23:16>: CTMU Enabled During Conversion bits 1 = CTMU is enabled and connected to the selected channel during conversion 0 = CTMU is not connected to this channel

**Note 1:** Unimplemented channels are read as '0'.

# REGISTER 19-11: AD1CTMENL: CTMU ENABLE REGISTER (LOW WORD)<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMEN15	CTMEN14	CTMEN13	CTMEN12	CTMEN11	CTMEN10	CTMEN9	CTMEN8
bit 15							bit 8

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| CTMEN7 | CTMEN6 | CTMEN5 | CTMEN4 | CTMEN3 | CTMEN2 | CTMEN1 | CTMEN0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CTMEN<15:0>: CTMU Enabled During Conversion bits

1 = CTMU is enabled and connected to the selected channel during conversion

0 = CTMU is not connected to this channel

Note 1: Unimplemented channels are read as '0'.

### 19.2 A/D Sampling Requirements

The analog input model of the 12-bit A/D Converter is shown in Figure 19-2. The total sampling time for the A/D is a function of the holding capacitor charge time.


For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the voltage level on the analog input pin. The source impedance (Rs), the interconnect impedance (RiC) and the internal sampling switch (Rss) impedance combine to directly affect the time required to charge CHOLD. The combined impedance of the analog sources must, therefore, be small enough to fully charge the holding capacitor within the chosen sample time. To minimize the effects of pin leakage currents on the accuracy of the A/D Converter, the maximum recommended source impedance, Rs, is  $2.5 \text{ k}\Omega$ . After the analog input channel is selected

(changed), this sampling function must be completed prior to starting the conversion. The internal holding capacitor will be in a discharged state prior to each sample operation.

At least 1 TAD time period should be allowed between conversions for the sample time. For more details, see **Section 29.0 "Electrical Characteristics"**.

# EQUATION 19-1: A/D CONVERSION CLOCK PERIOD

 $T_{AD} = T_{CY} (ADCS + 1)$  $ADCS = \frac{T_{AD}}{T_{CY}} - 1$ Note: Based on T\_CY = 2/Fosc; Doze mode and PLL are disabled.




#### FIGURE 19-2: 12-BIT A/D CONVERTER ANALOG INPUT MODEL

### **19.3 Transfer Function**

The transfer functions of the A/D Converter in 12-bit resolution are shown in Figure 19-3. The difference of the input voltages (VINH – VINL) is compared to the reference ((VR+) – (VR-)).

- The first code transition occurs when the input voltage is ((VR+) (VR-))/4096 or 1.0 LSb.
- The '0000 0000 0001' code is centered at VR- + (1.5 \* ((VR+) (VR-))/4096).

- The '0010 0000 0000' code is centered at VREFL + (2048.5 \* ((VR+) – (VR-))/4096).
- An input voltage less than
   VR- + (((VR-) (VR-))/4096) converts as
   '0000 0000 0000'.
- An input voltage greater than (VR-) + (4095 ((VR+) – (VR-))/4096) converts as '1111 1111 1111'.



### FIGURE 19-3: 12-BIT A/D TRANSFER FUNCTION

### **19.4 Buffer Data Formats**

The A/D conversions are fully differential 12-bit values when MODE12 = 1 (AD1CON1<10>) and 10-bit values when MODE12 = 0. When absolute fractional or absolute integer formats are used, the results are 12 or 10 bits wide, respectively. When signed decimal formatting is used, the conversion also includes a sign bit, making 12-bit conversions 13 bits wide and 10-bit conversions 11 bits wide. The signed decimal format yields 12-bit and 10-bit values, respectively. The sign bit (bit 12 or bit 10) is sign-extended to fill the buffer. The FORM<1:0> bits (AD1CON1<9:8>) select the format. Figure 19-4 and Figure 19-5 show the data output formats that can be selected. Table 19-1 through Table 19-4 show the numerical equivalents for the various conversion result codes.

#### FIGURE 19-4: A/D OUTPUT DATA FORMATS (12-BIT)

				d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
0	0	0	0	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
s0	s0	s0	s0	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0
s0	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0
	s0 d11	s0 s0 d11 d10	s0         s0         s0           d11         d10         d09	s0         s0         s0         s0           d11         d10         d09         d08	0         0         0         0         d11           s0         s0         s0         s0         d11           d11         d10         d09         d08         d07	0       0       0       0       d11       d10         s0       s0       s0       s0       s0       d11       d10         d11       d10       d09       d08       d07       d06	0       0       0       0       d11       d10       d09         s0       s0       s0       s0       s0       d11       d10       d09         d11       d10       d09       d08       d07       d06       d05	0       0       0       0       d11       d10       d09       d08         s0       s0       s0       s0       s0       d11       d10       d09       d08         d11       d10       d09       d08       d07       d06       d05       d04	0       0       0       d11       d10       d09       d08       d07         s0       s0       s0       s0       s0       d11       d10       d09       d08       d07         d11       d10       d09       d08       d07       d06       d05       d04       d03	0       0       0       d11       d10       d09       d08       d07       d06         s0       s0       s0       s0       s0       d11       d10       d09       d08       d07       d06         d11       d10       d09       d08       d07       d06       d05       d04       d03       d02	0       0       0       d11       d10       d09       d08       d07       d06       d05         s0       s0       s0       s0       s0       d11       d10       d09       d08       d07       d06       d05         d11       d10       d09       d08       d07       d06       d05         d11       d10       d09       d08       d07       d06       d05	0         0         0         d11         d10         d09         d08         d07         d06         d05         d04           s0         s0         s0         s0         s0         d11         d10         d09         d08         d07         d06         d05         d04           d11         d10         d09         d08         d07         d06         d05         d04           d11         d10         d09         d08         d07         d06         d02         d01         d00	0       0       0       d11       d10       d09       d08       d07       d06       d05       d04       d03         s0       s0       s0       s0       s0       d11       d10       d09       d08       d07       d06       d05       d04       d03         d11       d10       d09       d08       d07       d06       d05       d04       d03	0       0       0       d11       d10       d09       d08       d07       d06       d05       d04       d03       d02         s0       s0       s0       s0       s0       d11       d10       d09       d08       d07       d06       d05       d04       d03       d02         d11       d10       d09       d08       d07       d06       d05       d04       d03       d02         d11       d10       d09       d08       d07       d06       d03       d02       d01       d00       0       0	0       0       0       d11       d10       d09       d08       d07       d06       d05       d04       d03       d02       d01         s0       s0       s0       s0       d11       d10       d09       d08       d07       d06       d05       d04       d03       d02       d01         d11       d10       d09       d08       d07       d06       d05       d04       d03       d02       d01         d11       d10       d09       d08       d07       d06       d03       d02       d01       d00       0       0       0

# TABLE 19-1:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:<br/>12-BIT INTEGER FORMATS

VIN/VREF	12-Bit Differential Output Code (13-bit result)	16-Bit Integer Format/ Equivalent Decimal Value	16-Bit Signed Integer Forr Equivalent Decimal Valu		
+4095/4096	0 1111 1111 1111	0000 1111 1111 1111	+4095	0000 1111 1111 1111	+4095
+4094/4096	0 1111 1111 1110	0000 1111 1111 1110	+4094	0000 1111 1111 1110	+4094
		•••			
+1/4096	0 1000 0000 0001	0000 0000 0000 0001	+1	0000 0000 0000 0001	+1
0/4096	0 0000 0000 0000	0000 0000 0000 0000	0	0000 0000 0000 0000	0
-1/4096	1 0111 1111 1111	0000 0000 0000 0000	0	1111 1111 1111 1111	-1
		•••			
-4095/4096	1 0000 0000 0001	0000 0000 0000 0000	0	1111 0000 0000 0001	-4095
-4096/4096	1 0000 0000 0000	0000 0000 0000 0000	0	1111 0000 0000 0000	-4096

# TABLE 19-2:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:<br/>12-BIT FRACTIONAL FORMATS

VIN/VREF	12-Bit Output Code	16-Bit Fractional Format/ Equivalent Decimal Value	16-Bit Signed Fractional Format/ Equivalent Decimal Value			
+4095/4096	0 1111 1111 1111	1111 1111 1111 0000	0.999	0111 1111 1111 1000	0.999	
+4094/4096	0 1111 1111 1110	1111 1111 1110 0000	0.998	0111 1111 1110 1000	0.998	
		•••				
+1/4096	0 0000 0000 0001	0000 0000 0001 0000	0.001	0000 0000 0000 1000	0.001	
0/4096	0 0000 0000 0000	0000 0000 0000 0000	0.000	0000 0000 0000 0000	0.000	
-1/4096	1 0111 1111 1111	0000 0000 0000 0000	0.000	1111 1111 1111 1000	-0.001	
		•••				
-4095/4096	1 0000 0000 0001	0000 0000 0000 0000	0.000	1000 0000 0000 1000	-0.999	
-4096/4096	1 0000 0000 0000	0000 0000 0000 0000	0.000	1000 0000 0000 0000	-1.000	

### FIGURE 19-5: A/D OUTPUT DATA FORMATS (10-BIT)

RAM Contents:							d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Read to Bus:																
Integer	0	0	0	0	0	0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Signed Integer	s0	s0	s0	s0	s0	s0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Fractional (1.15)	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0	0
Signed Fractional (1.15)	s0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0

# TABLE 19-3:NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:<br/>10-BIT INTEGER FORMATS

VIN/VREF	10-Bit Differential Output Code (11-bit result)	16-Bit Integer Format/ Equivalent Decimal Value		16-Bit Signed Integer Forr Equivalent Decimal Valu	
+1023/1024	011 1111 1111	0000 0011 1111 1111	1023	0000 0001 1111 1111	1023
+1022/1024	011 1111 1110	0000 0011 1111 1110	1022	0000 0001 1111 1110	1022
		•••			
+1/1024	000 0000 0001	0000 0000 0000 0001	1	0000 0000 0000 0001	1
0/1024	000 0000 0000	0000 0000 0000 0000	0	0000 0000 0000 0000	0
-1/1024	101 1111 1111	0000 0000 0000 0000	0	1111 1111 1111 1111	-1
		•••			
-1023/1024	100 0000 0001	0000 0000 0000 0000	0	1111 1110 0000 0001	-1023
-1024/1024	100 0000 0000	0000 0000 0000 0000	0	1111 1110 0000 0000	-1024

<b>TABLE 19-4</b> :	NUMERICAL EQUIVALENTS OF VARIOUS RESULT CODES:
	10-BIT FRACTIONAL FORMATS

VIN/VREF	10-Bit Differential Output Code (11-bit result)	16-Bit Fractional Format Equivalent Decimal Value		16-Bit Signed Fractional F Equivalent Decimal Va	
+1023/1024	011 1111 1111	1111 1111 1100 0000	0.999	0111 1111 1110 0000	0.999
+1022/1024	011 1111 1110	1111 1111 1000 0000	0.998	0111 1111 1000 0000	0.998
		•••			
+1/1024	000 0000 0001	0000 0000 0100 0000	0.001	0000 0000 0010 0000	0.001
0/1024	000 0000 0000	0000 0000 0000 0000	0.000	0000 0000 0000 0000	0.000
-1/1024	101 1111 1111	0000 0000 0000 0000	0.000	1111 1111 1110 0000	-0.001
		•••			
-1023/1024	100 0000 0001	0000 0000 0000 0000	0.000	1000 0000 0010 0000	-0.999
-1024/1024	100 0000 0000	0000 0000 0000 0000	0.000	1000 0000 0000 0000	-1.000

NOTES:

# 20.0 8-BIT DIGITAL-TO-ANALOG CONVERTER (DAC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*. Device-specific information in this data sheet supersedes the information in the *"PIC24F Family Reference Manual"*.

PIC24FV16KM204 family devices include two 8-bit Digital-to-Analog Converters (DACs) for generating analog outputs from digital data. A simplified block diagram for a single DAC is shown in Figure 20-1. Both of the DACs are identical. The DAC generates an analog output voltage based on the digital input code, according to the formula:

 $V_{\text{DAC}} = \frac{V_{\text{DACREF}} \times \text{DACxDAT}}{256}$ 


where VDAC is the analog output voltage and VDACREF is the reference voltage selected by DACREF<1:0>.

Each DAC includes these features:

- Precision 8-bit resistor ladder for high accuracy
- Fast settling time, supporting 1 Msps effective sampling rates
- Buffered output voltage
- Three user-selectable voltage reference options
- Multiple conversion Trigger options, plus a manual convert-on-write option
- · Left and right-justified input data options
- · User-selectable Sleep and Idle mode operation

When using the DAC, it is recommended to set the ANSx and TRISx bits for the DACx output pin to configure it as an analog output. See Section 11.2 "Configuring Analog Port Pins" for more information.

### FIGURE 20-1: SINGLE DACX SIMPLIFIED BLOCK DIAGRAM



R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
DACEN		DACSIDL	DACSLP	DACFM	_	SRDIS	DACTRIG
bit 15		27.00.22	271002	271011		0.1210	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DACOE	DACTSEL4	DACTSEL3	DACTSEL2	DACTSEL1	DACTSEL0	DACREF1	DACREF0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	DACEN: DAC	x Enable bit					
	1 = Module is						
	0 = Module is						
bit 14	-	ted: Read as 'C					
bit 13		ACx Stop in Idle		laviaa antara la			
		ues module op s module opera			le mode		
bit 12		Cx Enable Peri					
		ntinues to outpu powered down					nd LATx bits
bit 11	-	x Data Format	-	•			
		ft-justified (data jht-justified (dat					
bit 10	Unimplement	ted: Read as '0	)'				
bit 9	SRDIS: Soft F	Reset Disable b	it				
		N and DACxDA					
bit 8	DACTRIG: D/	ACx Trigger Inp	out Enable bit				
		utput value upd utput value upd					ed)
bit 7	DACOE: DAC	Cx Output Enab	le bit				
	1 = DACx out	put pin is enabl	ed and driven	on the DACxO	JT nin		

#### REGISTER 20-1: DACxCON: DACx CONTROL REGISTER

Note 1: User must also enable Band Gap Buffer 0 (BGBUF0) and set BUFCON<1:0> to '00' to obtain this voltage.

#### REGISTER 20-1: DACxCON: DACx CONTROL REGISTER (CONTINUED)

- bit 6-2 DACTSEL<4:0>: DACx Trigger Source Select bits
- 11101-11111 = Unused 11100 = CTMU 11011 = A/D 11010 = Comparator 1 11001 = Comparator 1 11000 = Comparator 1 10011 to 10111 = Unused 10010 = CLC2 output 10001 = CLC1 output 01100 to 10000 = Unused 01011 = Timer1 Sync output 01010 = External Interrupt 2 01001 = External Interrupt 1 01000 = External Interrupt 0 0011x = Unused 00101 = MCCP5 or SCCP5 Sync output 00100 = MCCP4 or SCCP4 Sync output 00011 = MCCP3 or SCCP3 Sync output 00010 = MCCP2 or SCCP2 Sync output 00001 = MCCP1 or SCCP1 Sync output 00000 = Unused

#### bit 1-0 DACREF<1:0>: DACx Reference Source Select bits

- 11 = 2.4V internal band gap (2 \* BGBUF0)<sup>(1)</sup>
- 10 = AVDD
- 01 = DVREF+
- 00 = Reference is not connected (lowest power but no DAC functionality)
- Note 1: User must also enable Band Gap Buffer 0 (BGBUF0) and set BUFCON<1:0> to '00' to obtain this voltage.

NOTES:

# 21.0 DUAL OPERATIONAL AMPLIFIER MODULE


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 61. "Operational Amplifier (Op Amp)" (DS30505). Device-specific information in this data sheet supersedes the information in the *"PIC24F Family Reference Manual"*.

PIC24FV16KM204 family devices include two operational amplifiers to complement the microcontroller's other analog features. They may be used to provide analog signal conditioning, either as stand-alone devices or in addition to other analog peripherals.

The two op amps are functionally identical; the block diagram for a single amplifier is shown in Figure 21-1. Each op amp has these features:

- · Internal unity-gain buffer option
- Multiple input options each on the inverting and non-inverting amplifier inputs
- · Rail-to-rail input and output capabilities

#### FIGURE 21-1: SINGLE OPERATIONAL AMPLIFIER BLOCK DIAGRAM



R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
AMPEN		AMPSIDL	AMPSLP				_
bit 15							bit 8
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPDSEL		NINSEL2	NINSEL1	NINSEL0	PINSEL2	PINSEL1	PINSEL0
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	AMPEN: On	Amp Control M	odule Enable h	it			
	1 = Module	-					
	0 = Module	is disabled					
bit 14	-	nted: Read as '					
bit 13		Op Amp Periphe	-				
		nues module op			le mode		
h:: 40		es module opera					
bit 12		p Amp Peripher		•	n mada		
		es module opera inues module op			p mode		
bit 11-8		nted: Read as '					
bit 7	-	p Amp Power/S					
		power and band					
	• .	ower and bandw	•	•			
bit 6	Unimpleme	nted: Read as '	כ'				
bit 5-3	NINSEL<2:0	>: Negative Op	Amp Input Sel	ect bits			
		rved; do not use					
		rved; do not use					
		np negative inpເ rved; do not use		the op amp ou	tput (voltage fo	ollower)	
		rved; do not use					
		np negative inpu		the OAxIND pi	n		
		np negative inpu np negative inpu			n		
bit 2-0	•	>: Positive Op /					
		np positive inpu	• •		e A/D input mu	ltiplexer	
	-	rved; do not use					
		np positive inpu		the DAC1 output	ut for OA1 (DA	C2 output for C	DA2)
		rved; do not use					
		rved; do not use np positive inpu		the OAxINC nir	ı		
	•	np positive inpu					

### REGISTER 21-1: AMPxCON: OP AMP x CONTROL REGISTER

# 22.0 COMPARATOR MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator module, refer to the *"PIC24F Family Reference Manual"*, Section 46. *"Scalable Comparator Module"* (DS39734).


The comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of four external analog inputs, as well as a voltage reference input from either the internal band gap reference, divided by 2 (VBG/2), or the comparator voltage reference generator.


The comparator outputs may be directly connected to the CxOUT pins. When the respective COE bit equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module is shown in Figure 22-1. Diagrams of the possible individual comparator configurations are shown in Figure 22-2.

Each comparator has its own control register, CMxCON (Register 22-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 22-2).

### FIGURE 22-1: COMPARATOR MODULE BLOCK DIAGRAM





#### **REGISTER 22-1: CMxCON: COMPARATOR x CONTROL REGISTERS**

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0
CON	COE	CPOL	CLPWR			CEVT	COUT
bit 15							bit 8
DAMO			DAMO	R/W-0		R/W-0	
R/W-0	R/W-0	U-0	R/W-0	1	U-0		R/W-0
EVPOL1 bit 7	EVPOL0	—	CREF1	CREF0	—	CCH1	CCH0 bit (
							bit t
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	-	rator Enable b	it				
		ator is enabled ator is disabled					
bit 14	•	rator Output E	nable bit				
		ator output is pi ator output is in		XOUT pin			
bit 13	•	arator Output	•	bit			
	1 = Compara	ator output is in ator output is no	verted				
bit 12	•	nparator Low-F		elect bit			
	1 = Compara	tor operates in	Low-Power me	ode			
bit 11-10		tor does not op i <b>ted:</b> Read as '		ower mode			
bit 9	-	arator Event bi					
DIL 9	•			<1:0>, has occu	rred: subseque	ent Triggers and	l interrupts are
	disabled	until the bit is o	cleared	,			
<b>h</b> :+ 0	•	ator event has i					
bit 8	When CPOL	erator Output I	DIT				
	1 = VIN+ > V						
	0 = VIN+ < V	IN-					
	When CPOL						
	1 = VIN+ < V 0 = VIN+ > V						
bit 7-6		: Trigger/Even	t/Interrupt Pola	ritv Select bits			
	11 = Trigger/	event/interrupt	is generated o	n any change o n the transition			e CEVT = 0)
		non-inverted p	-				
	-	inverted polarit	v):				
	Low-to-high t						
		•	•	n the transition	of the compara	ator output	
	<u>If CPOL = 0 (</u> Low-to-high t	non-inverted p	<u>olarity):</u>				
	-	inverted polarit	v):				
	High-to-low tr		- <i>- / -</i>				
		event/interrupt	generation is o	disabled			
bit 5	Unimplemen	ted: Read as '	0'				

### REGISTER 22-1: CMxCON: COMPARATOR x CONTROL REGISTERS (CONTINUED)

bit 4-3	<b>CREF&lt;1:0&gt;:</b> Comparator Reference Select bits (non-inverting input) 11 = Non-inverting input connects to the DAC2 output 10 = Non-inverting input connects to the DAC1 output
	<ul><li>01 = Non-inverting input connects to the internal CVREF voltage</li><li>00 = Non-inverting input connects to the CxINA pin</li></ul>
bit 2	Unimplemented: Read as '0'
bit 1-0	CCH<1:0>: Comparator Channel Select bits
	<ul> <li>11 = Inverting input of the comparator connects to VBG</li> <li>10 = Inverting input of the comparator connects to the CxIND pin</li> </ul>

01 = Inverting input of the comparator connects to the CxINC pin

00 = Inverting input of the comparator connects to the CxINB pin

#### REGISTER 22-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL			_	_	C3EVT	C2EVT	C1EVT
bit 15	·				·		bit 8
U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
	—	—	—	—	C3OUT	C2OUT	C10UT
bit 7							bit (
Legend:		HSC = Hardw	are Settable/C	learable bit			
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14-11 bit 10 bit 9	Unimplemen C3EVT: Comp Shows the cu C2EVT: Comp Shows the cu	s operation of a ted: Read as '( parator 3 Event rrent event stat parator 2 Event rrent event stat	) <sup>,</sup> Status bit (rea us of Compara Status bit (rea us of Compara	ad-only) ator 3 (CM3CO ad-only) ator 2 (CM2CO	N<9>).		
bit 8	-	parator 1 Event rrent event stat	-		N<9>).		
bit 7-3	Unimplemen	ted: Read as '	)'				
bit 2		parator 3 Outpo rrent output of	•	• /	).		
bit 1		parator 2 Outpo rrent output of	-	• •	).		
bit 0		parator 1 Outpo rrent output of	•	• ·	).		

# 23.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator Voltage Reference, refer to the "PIC24F Family Reference Manual", Section 20. "Comparator Voltage Reference Module" (DS39709).


### 23.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides a range of output voltages with 32 distinct levels.

The comparator voltage reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.





#### REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—		_		_	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0
bit 7							bit (
Legend:							
R = Readab		W = Writable		•	nented bit, read		
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	1 = CVREF ci 0 = CVREF ci	nparator Voltage rcuit is powered rcuit is powered	d on d down				
bit 6	1 = CVREF VC	nparator VREF ( oltage level is o oltage level is d	utput on the C		pin		
bit 5	CVRSS: Com	parator VREF S	Source Selection	on bit			
				c = Vref+ – Vr c = AVdd – AVs			
bit 4-0	<b>CVR&lt;4:0&gt;:</b> C	omparator VRE	F Value Select	tion 0 ≤ CVR<4	:0> ≤ 31 bits		
	When CVRSS						
	,	EF-) + (CVR<4:(	J>/32) • (VREF	+ – VREF-)			
	When CVRSS	<u>5 = 0:</u> ss) + (CVR<4:0					
	OVREF - (AVS	55) + (UVR×4.0	~132) • (AVDD	- AV33)			

# 24.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Charge Measurement Unit, refer to the "PIC24F Family Reference Manual", Section 53. "Charge Time Measurement Unit (CTMU) with Threshold Detect" (DS39743).

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides charge measurement, accurate differential time measurement between pulse sources and asynchronous pulse generation. Its key features include:

- Thirteen external edge input Trigger sources
- · Polarity control for each edge source
- · Control of edge sequence
- Control of response to edge levels or edge transitions
- Time measurement resolution of one nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based touch sensors.

The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module and controls the mode of operation of the CTMU, as well as controlling edge sequencing. CTMUCON2 controls edge source selection and edge source polarity selection. The CTMUICON register selects the current range of current source and trims the current.

### 24.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse, with a width equal to the time between edge events, on two separate input channels. The pulse edge events to both input channels can be selected from several internal peripheral modules (OC1, Timer1, any input capture or comparator module) and up to 13 external pins (CTED1 through CTED13). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:


#### EQUATION 24-1:

$$I = C \cdot \frac{dV}{dT}$$

For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A precision resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 24-1 illustrates the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".


# FIGURE 24-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



### 24.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 24-2 displays the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDx pins, but other configurations using internal edge sources are possible.

FIGURE 24-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



# 24.3 Pulse Generation and Delay


The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.

When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON1L<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the Comparator Voltage Reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. While CVREF is greater than the voltage on CDELAY, CTPLS is high.

When the voltage on CDELAY equals CVREF, CTPLS goes low. With Comparator 2 configured as the second edge, this stops the CTMU from charging. In this state event, the CTMU automatically connects to ground. The IDISSEN bit doesn't need to be set and cleared before the next CTPLS cycle.

Figure 24-3 illustrates the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTED1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

# FIGURE 24-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	
bit 7							bit C	
Legend:								
R = Readable	e bit	W = Writable I	oit	U = Unimple	mented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own	
bit 15	CTMUEN: C	TMU Enable bit						
	1 = Module i	s enabled						
	0 = Module i	s disabled						
bit 14	Unimplemen	nted: Read as '0	,					
bit 13		CTMU Stop in I						
		nues module op es module opera			dle mode			
bit 12		Generation Ena						
	1 = Enables	edge delay gen edge delay ger	eration					
bit 11	EDGEN: Edge Enable bit							
	1 = Edges an 0 = Edges an	re not blocked re blocked						
bit 10	EDGSEQEN	: Edge Sequend	e Enable bit					
	-	event must occu sequence is ne	-	2 event can o	ccur			
bit 9	IDISSEN: An	alog Current So	urce Control b	bit				
		current source of current source of						
bit 8	CTTRIG: Trig	gger Control bit						
	00	output is enabled						
bit 7-2	ITRIM<5:0>:	Current Source	Trim bits					
	011111 <b>= Ma</b> 011110	aximum positive	change from	nominal currer	nt			
	•							
	000000 <b>= Nc</b>	nimum positive ominal current o nimum negative	utput specified	by IRNG<1:0	>			
	:							
	100010							

#### REGISTER 24-1: CTMUCON1L: CTMU CONTROL 1 LOW REGISTER (CONTINUED)

- bit 1-0 IRNG<1:0>: Current Source Range Select bits
  - 11 = 100 × Base Current
    - 10 = 10 × Base Current
    - <code>01 = Base Current Level (0.55  $\mu$ A nominal)</code>
    - 00 = 1000 × Base Current

REGISTER 24-2:	CTMUCON1H: CTMU CONTROL 1 HIGH REGISTER
----------------	---

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	—			
bit 7							bit			
Legend:										
R = Readabl	le bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	nown			
				1.11						
bit 15	1 = Input is ec	Edge 1 Edge-Se	ensitive Select	bit						
	0 = Input is lev	<b>U</b>								
bit 14	•	dge 1 Polarity S	Select bit							
		programmed for		ge response						
	0 = Edge 1 is	programmed for	or a negative e	dge response						
bit 13-10		0>: Edge 1 So								
	1111 = Edge 1 source is the Comparator 3 output									
	1110 = Edge 1 source is the Comparator 2 output									
	1101 = Edge 1 source is the Comparator 1 output 1100 = Edge 1 source is CLC2									
		1 source is CLI								
	1010 <b>- Edge</b>	1 source is MC	002							
	1001 = Edge	1 source is CT	ED8 <sup>(1)</sup>							
	1001 = Edge 1000 = Edge	1 source is CT 1 source is CT	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup>							
	1001 = Edge 1000 = Edge 0111 = Edge	1 source is CT 1 source is CT 1 source is CT	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6							
	1001 = Edge 1000 = Edge 0111 = Edge 0110 = Edge	1 source is CT 1 source is CT	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5							
	1001 = Edge 1000 = Edge 0111 = Edge 0110 = Edge 0101 = Edge	1 source is CT 1 source is CT 1 source is CT 1 source is CT	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4							
	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0100 = Edge 0011 = Edge	1 source is CT 1 source is CT	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4 ED3 <sup>(2)</sup> ED1							
	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0100 = Edge 0011 = Edge 0011 = Edge	1 source is CT 1 source is CT	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2							
	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0100 = Edge 0011 = Edge 0010 = Edge 0010 = Edge	1 source is CT 1 source is MC	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2 CCP1							
bit 9	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0011 = Edge 0011 = Edge 0001 = Edge 0001 = Edge	1 source is CT 1 source is MC 1 source is Tim	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2 :CP1 her1							
bit 9	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0100 = Edge 0011 = Edge 0010 = Edge 0001 = Edge 0000 = Edge EDG2STAT: E	1 source is CT 1 source is MC 1 source is Tim Edge 2 Status b	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2 CCP1 her1 it	vritten to contro	l the current so	ource.				
bit 9	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0011 = Edge 0011 = Edge 0010 = Edge 0001 = Edge 0000 = Edge EDG2STAT: E Indicates the s 1 = Edge 2 ha	1 source is CT 1 source is MC 1 source is Tim Edge 2 Status b status of Edge	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2 CCP1 her1 it	ritten to contro	I the current so	ource.				
bit 9	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0011 = Edge 0011 = Edge 0010 = Edge 0001 = Edge 0000 = Edge EDG2STAT: E Indicates the s 1 = Edge 2 ha	1 source is CT 1 source is MC 1 source is Tim Edge 2 Status b status of Edge 2	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2 CCP1 her1 it	ritten to contro	I the current so	burce.				
bit 9 bit 8	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0011 = Edge 0011 = Edge 0010 = Edge 0001 = Edge 0000 = Edge EDG2STAT: E Indicates the s 1 = Edge 2 ha 0 = Edge 2 ha	1 source is CT 1 source is MC 1 source is Tim Edge 2 Status b status of Edge	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2 CCP1 her1 it 2 and can be w	ritten to contro	I the current so	ource.				
	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0011 = Edge 0011 = Edge 0010 = Edge 0001 = Edge 0000 = Edge EDG2STAT: E Indicates the s 1 = Edge 2 has 0 = Edge 2 has EDG1STAT: E Indicates the s	1 source is CT 1 source is MC 1 source is Tim Edge 2 Status b status of Edge as not occurred Edge 1 Status b status of Edge	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2 CCP1 her1 it 2 and can be w							
	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0011 = Edge 0011 = Edge 0010 = Edge 0001 = Edge 0000 = Edge EDG2STAT: E Indicates the s 1 = Edge 2 has 0 = Edge 2 has 1 = Edge 1 has 1 = Edge 1 has	1 source is CT 1 source is MC 1 source is Tim Edge 2 Status b status of Edge as not occurred Edge 1 Status b status of Edge as occurred	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED6 ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2 CCP1 her1 it 2 and can be w							
bit 8	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0011 = Edge 0010 = Edge 0001 = Edge 0001 = Edge <b>EDG2STAT:</b> E Indicates the s 1 = Edge 2 has 0 = Edge 2 has 1 = Edge 1 has 0 = Edge 1 has 0 = Edge 1 has	1 source is CT 1 sour	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2 CCP1 her1 it 2 and can be w it 1 and can be w	ritten to contro						
	1001 = Edge 1000 = Edge 0111 = Edge 0101 = Edge 0101 = Edge 0011 = Edge 0010 = Edge 0001 = Edge 0001 = Edge <b>EDG2STAT:</b> E Indicates the s 1 = Edge 2 has 0 = Edge 2 has 1 = Edge 1 has 0 = Edge 1 has 0 = Edge 1 has	1 source is CT 1 source is MC 1 source is Tim Edge 2 Status b status of Edge as not occurred as not occurred	ED8 <sup>(1)</sup> ED7 <sup>(1)</sup> ED5 ED4 ED3 <sup>(2)</sup> ED1 ED2 CCP1 her1 it 2 and can be w it 1 and can be w	ritten to contro						

2: Edge sources, CTED3, CTED9 and CTED11, are not available on 20-pin devices.

#### REGISTER 24-2: CTMUCON1H: CTMU CONTROL 1 HIGH REGISTER (CONTINUED)

- bit 6 EDG2POL: Edge 2 Polarity Select bit 1 = Edge 2 is programmed for a positive edge 0 = Edge 2 is programmed for a negative edge bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = Edge 2 source is the Comparator 3 output 1110 = Edge 2 source is the Comparator 2 output 1101 = Edge 2 source is the Comparator 1 output 1100 = Unimplemented; do not use 1011 = Edge 2 source is CLC1 1010 = Edge 2 source is MCCP2 1001 = Unimplemented: do not use 1000 = Edge 2 source is CTED13 0111 = Edge 2 source is CTED12 0110 = Edge 2 source is CTED11<sup>(2)</sup> 0101 = Edge 2 source is CTED10  $0100 = Edge 2 \text{ source is CTED9}^{(2)}$ 0011 = Edge 2 source is CTED1 0010 = Edge 2 source is CTED2 0001 = Edge 2 source is MCCP1 0000 = Edge 2 source is Timer1
- bit 1-0 Unimplemented: Read as '0'
- Note 1: Edge sources, CTED7 and CTED8, are not available on 28-pin or 20-pin devices.
  - 2: Edge sources, CTED3, CTED9 and CTED11, are not available on 20-pin devices.

### REGISTER 24-3: CTMUCON2L: CTMU CONTROL 2 LOW REGISTER

							1
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	·	—	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
_	<u> </u>		IRSTEN	<u> </u>	DISCHS2	DISCHS1	DISCHS0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-5	Unimplement	ted: Read as '	0'				
bit 4	IRSTEN: CTM	/IU Current So	urce Reset Ena	able bit			
	1 = Signal se detect log	•	DISCHS<2:0>	bits or the IDI	SSEN control	bit will reset th	e CTMU edge
	0 = CTMU ec	lge detect logi	c will not occur				
bit 3	Unimplement	ted: Read as '	0'				
bit 2-0	DISCHS<2:0>	Discharge S	ource Select bi	its			
	111 <b>= CLC2 c</b>						
	110 = CLC1 c	•					
		ed; do not use d of conversio					
		5 auxiliary outp	•				
		2 auxiliary outp					
	001 = MCCP	1 auxiliary outp	out				
	000 <b>= No disc</b>	charge source	selected, use t	he IDISSEN bi	t		

# 25.0 SPECIAL FEATURES

- **Note:** This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Watchdog Timer, High-Level Device Integration and Programming Diagnostics, refer to the individual sections of the *"PIC24F Family Reference Manual"* provided below:
  - Section 9. "Watchdog Timer (WDT)" (DS39697)
  - Section 33. "Programming and Diagnostics" (DS39716)

PIC24FV16KM204 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation

### 25.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped, starting at program memory location, F80000h. A complete list of Configuration register locations is provided in Table 25-1. A detailed explanation of the various bit functions is provided in Register 25-1 through Register 25-9.

The address, F80000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh), which can only be accessed using Table Reads and Table Writes.

# TABLE 25-1: CONFIGURATION REGISTERS LOCATIONS

Configuration Register	Address
FBS	F80000
FGS	F80004
FOSCSEL	F80006
FOSC	F80008
FWDT	F8000A
FPOR	F8000C
FICD	F8000E

#### REGISTER 25-1: FBS: BOOT SEGMENT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	—	BSS2	BSS1	BSS0	BWRP
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 7-4 Unimplemented: Read as '0'

- bit 3-1 BSS<2:0>: Boot Segment Program Flash Code Protection bits
  - 111 = No boot program Flash segment
  - 011 = Reserved
  - 110 = Standard security, boot program Flash segment starts at 200h, ends at 000AFEh
  - 010 = High-security boot program Flash segment starts at 200h, ends at 000AFEh
  - 101 = Standard security, boot program Flash segment starts at 200h, ends at 0015FEh<sup>(1)</sup>
  - 001 = High-security, boot program Flash segment starts at 200h, ends at 0015FEh<sup>(1)</sup>
  - 100 = Reserved
  - 000 = Reserved

#### bit 0 **BWRP:** Boot Segment Program Flash Write Protection bit

- 1 = Boot segment may be written
- 0 = Boot segment is write-protected

#### Note 1: This selection should not be used in PIC24FV08KMXXX devices.

#### REGISTER 25-2: FGS: GENERAL SEGMENT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
—	—	—	—	—	_	GCP	GWRP
bit 7							bit 0

Legend:			
R = Readable bit	C = Clearable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2	Unimplemented: Read as '0'
bit 1	GCP: General Segment Code Flash Code Protection bit
	<ul><li>1 = No protection</li><li>0 = Standard security is enabled</li></ul>
bit 0	<b>GWRP:</b> General Segment Code Flash Write Protection bit 1 = General segment may be written 0 = General segment is write-protected

#### **REGISTER 25-3:** FOSCSEL: OSCILLATOR SELECTION CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1
IESO	LPRCSEL	SOSCSRC		_	FNOSC2	FNOSC1	FNOSC0
bit 7							bit 0

Legend:								
R = Readal	ble bit	P = Programmable bit	U = Unimplemented bit	, read as '0'				
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7	IESO: Int	ernal External Switchover bit						
	1 = Intern	al External Switchover mode is	enabled (Two-Speed Start	-up is enabled)				
	0 = Intern	0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)						
bit 6	LPRCSE	LPRCSEL: Internal LPRC Oscillator Power Select bit						
	1 = High-	1 = High-Power/High-Accuracy mode						
	0 = Low-Power/Low-Accuracy mode							
bit 5	SOSCSR	SOSCSRC: Secondary Oscillator Clock Source Configuration bit						
	1 = SOS0	C analog crystal function is avai	lable on the SOSCI/SOSC	O pins				

- 0 = SOSC crystal is disabled; digital SCLKI function is selected on the SOSCO pin
- bit 4-3 Unimplemented: Read as '0'
- bit 2-0 FNOSC<2:0>: Oscillator Selection bits
  - 000 = Fast RC Oscillator (FRC)
  - 001 = Fast RC Oscillator with Divide-by-N with PLL module (FRCDIV+PLL)
  - 010 = Primary Oscillator (XT, HS, EC)
  - 011 = Primary Oscillator with PLL module (HS+PLL, EC+PLL)
  - 100 = Secondary Oscillator (SOSC)
  - 101 = Low-Power RC Oscillator (LPRC)
  - 110 = 500 kHz Low-Power FRC Oscillator with Divide-by-N (LPFRCDIV)
  - 111 = 8 MHz FRC Oscillator with Divide-by-N (FRCDIV)

#### **REGISTER 25-4:** FOSC: OSCILLATOR CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
FCKSM1	FCKSM0	SOSCSEL	POSCFREQ1	POSCFREQ0	OSCIOFNC	POSCMD1	POSCMD0
bit 7							bit 0

Legend:			
R = Readable bit	P = Programmable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	<b>FCKSM&lt;1:0&gt;:</b> Clock Switching and Fail-Safe Clock Monitor Selection Configuration bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
bit 5	<b>SOSCSEL:</b> Secondary Oscillator Power Selection Configuration bit 1 = Secondary oscillator is configured for high-power operation 0 = Secondary oscillator is configured for low-power operation
bit 4-3	<b>POSCFREQ&lt;1:0&gt;:</b> Primary Oscillator Frequency Range Configuration bits 11 = Primary oscillator/external clock input frequency is greater than 8 MHz 10 = Primary oscillator/external clock input frequency is between 100 kHz and 8 MHz 01 = Primary oscillator/external clock input frequency is less than 100 kHz 00 = Reserved; do not use
bit 2	<ul> <li>OSCIOFNC: CLKO Enable Configuration bit</li> <li>1 = CLKO output signal is active on the OSCO pin; primary oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMD&lt;1:0&gt; = 11 or 00)</li> <li>0 = CLKO output is disabled</li> </ul>
bit 1-0	POSCMD<1:0>: Primary Oscillator Configuration bits 11 = Primary Oscillator mode is disabled 10 = HS Oscillator mode is selected 01 = XT Oscillator mode is selected

00 = External Clock mode is selected

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1			
FWDTEN1	WINDIS	FWDTEN0	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0			
bit 7						·	bit (			
Legend:										
R = Readab	le bit	P = Programn	nable bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 7,5	11 = WDT is e	>: Watchdog Ti nabled in hardv	vare							
	01 = WDT is e		ile the device i	s active; WDT is N bit is disabled		eep; SWDTEN	bit is disable			
bit 6	WINDIS: Wind	owed Watchdo	g Timer Disab	le bit						
	0 = Windowed	l WDT is enable and software (	ed; note that e	VDT is disabled xecuting a CLR > = 00 and SV	WDT instruction					
bit 4	FWPSA: WDT	Prescaler bit								
	•	caler ratio of 1: caler ratio of 1:3								
bit 3-0	WDTPS<3:0>: Watchdog Timer Postscale Select bits									
	1111 = 1:32,768									
	1110 <b>= 1:16,3</b> 8									
	1101 = 1:8,192									
	1100 = 1:4,096 1011 = 1:2,048									
	1011 = 1.2,040 1010 = 1:1,024									
	1010 = 1.512									
	1000 = 1:256									
	0111 = 1:128									
	0110 = 1:64									
	0101 = 1:32 0100 = 1:16									
	0011 <b>= 1:8</b>									
	0010 <b>= 1:4</b>									
	0001 <b>= 1:2</b>									

### REGISTER 25-5: FWDT: WATCHDOG TIMER CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
MCLRE <sup>(2</sup>	<sup>)</sup> BORV1 <sup>(3)</sup>	BORV0 <sup>(3)</sup>	I2C1SEL <sup>(1)</sup>	PWRTEN	RETCFG <sup>(1)</sup>	BOREN1	BOREN0
bit 7							bit 0
Legend:							
R = Reada	able bit	P = Programn	nable bit	U = Unimplem	nented bit, read a	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	MCLRE: MCL						
			5 input pin is dis MCLR is disabl				
bit 6-5			et Enable bits <sup>(3)</sup>				
	10 <b>= Brown-ou</b> 01 <b>= Brown-ou</b>	it Reset is set to it Reset is set to	o the lowest vol o the middle vo o the highest vo POR is enabled	ltage oltage	BOR (LPBOR)	is selected	
bit 4	I2C1SEL: Alter	rnate I2C1 Pin	Mapping bit <sup>(1)</sup>				
	1 = Default loc 0 = Alternate lo						
bit 3	<b>PWRTEN:</b> Pow 1 = PWRT is e 0 = PWRT is d	nabled	nable bit				
bit 2	RETCFG: Rete	ention Regulato	or Configuration	bit <sup>(1)</sup>			
	1 = Low-voltag	e regulator is n	ot available		RETEN bit (RC	ON<12>) durin	g Sleep
bit 1-0	BOREN<1:0>:	Brown-out Re	set Enable bits	-		,	
	10 <b>= Brown-ou</b> 01 <b>= Brown-ou</b>	t Reset is enab It Reset is cont	oled in hardware led only while de rolled with the S bled in hardwar	evice is active a BOREN bit se	and disabled in S etting	ileep; SBOREN	l bit is disabled
Note 1:	This setting only a devices.	applies to the "I	FV" devices. Th	is bit is reserve	ed and should b	e maintained as	s '1' on "F"
2:	The MCLRE fuse from accidentally	locking out the	device from the	e low-voltage te	est entry.	le entry. This pi	revents a user
3:	: Refer to Section 29.0 "Electrical Characteristics" for BOR voltages.						

#### **REGISTER 25-6: FPOR: RESET CONFIGURATION REGISTER**

### REGISTER 25-7: FICD: IN-CIRCUIT DEBUGGER CONFIGURATION REGISTER

R/P-1	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1
DEBUG	_	—	_			FICD1	FICD0
bit 7							bit 0
Legend:							
R = Readabl	le bit	P = Programn	nable bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	DEBUG: Back	ground Debugg	er Enable bit				
	1 = Backgroun	00					
	0 = Backgroun	d debugger fun	ctions are ena	bled			
bit 6-2	Unimplemente	ed: Read as '0'					
bit 1-0	FICD<1:0:>: IC	D Pin Select b	its				
	11 = PGEC1/PGED1 are used for programming and debugging the device 10 = PGEC2/PGED2 are used for programming and debugging the device 01 = PGEC3/PGED3 are used for programming and debugging the device 00 = Reserved; do not use						

### REGISTER 25-8: DEVID: DEVICE ID REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 23							bit 16

R	R	R	R	R	R	R	R
FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	FAMID1	FAMID0
bit 15							bit 8

R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '0'
bit 15-8	FAMID<7:0>: Device Family Identifier bits
	01000101 = PIC24FV16KM204 family
bit 7-0	DEV<7:0>: Individual Device Identifier bits
	00011111 = PIC24FV16KM204
	00011011 = PIC24FV16KM202
	00010111 = PIC24FV08KM204
	00010011 = PIC24FV08KM202
	00001111 = PIC24FV16KM104
	00001011 = PIC24FV16KM102
	00000011 = PIC24FV08KM102
	00000001 = PIC24FV08KM101
	00011110 = PIC24F16KM204
	00011010 = PIC24F16KM202
	00010110 = PIC24F08KM204
	00010010 = PIC24F08KM202
	00001110 = PIC24F16KM104
	00001010 = PIC24F16KM102
	00000010 = PIC24F08KM102
	00000000 = PIC24F08KM101

### REGISTER 25-9: DEVREV: DEVICE REVISION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	_	—		_	—
bit 23							bit 16
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
				—			—
bit 15							bit 8
U-0	U-0	U-0	U-0	R	R	R	R
_	—	—	—	REV3	REV2	REV1	REV0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				l as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **REV<3:0>:** Minor Revision Identifier bits

## 25.2 On-Chip Voltage Regulator

All of the PIC24FV16KM204 family devices power their core digital logic at a nominal 3.0V. This may create an issue for designs that are required to operate at a higher typical voltage, as high as 5.0V. To simplify system design, all devices in the "FV" family incorporate an on-chip regulator that allows the device core to run at 3.0V, while the I/O is powered by VDD at a higher voltage.

The regulator is always enabled and provides power to the core from the other VDD pins. A low-ESR capacitor (such as ceramic) must be connected to the VCAP pin (Figure 25-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 29.1 "DC Characteristics" and discussed in detail in Section 2.0 "Guidelines for Getting Started with 16-Bit Microcontrollers".


In all of the "F" family of devices, the regulator is disabled. Instead, the core logic is directly powered from VDD. "F" devices operate at a lower range of VDD voltage, from 1.8V-3.6V.

#### 25.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION

For all PIC24FV16KM204 devices, the on-chip regulator provides a constant voltage of 3.0V nominal to the digital core logic. The regulator can provide this level from a VDD of about 3.2V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 3.2V. In order to prevent "brown out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD with a typical voltage drop of 150 mV.

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the on-chip High/Low-Voltage Detect (HLVD) module can be used. The HLVD trip point should be configured so that if VDD drops close to the minimum voltage for the operating frequency of the device, the HLVD interrupt will occur, HLVDIF (IFS4<8>). This can be used to generate an interrupt and put the application into a low-power operational mode or trigger an orderly shutdown. Refer to **Section 27.1 "DC Characteristics**" for the specifications detailing the maximum operating speed based on the applied VDD voltage.

## FIGURE 25-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



## 25.2.2 VOLTAGE REGULATOR START-UP TIME

For PIC24FV16KM204 family devices, it takes a short time, designated as TPM, for the regulator to generate a stable output. During this time, code execution is disabled. TPM is applied every time the device resumes operation after any power-down, including Sleep mode. TPM is specified in Section 27.2 "AC Characteristics and Timing Parameters".

## 25.3 Watchdog Timer (WDT)

For the PIC24FV16KM204 family of devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TwDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the Configuration bits, WDTPS<3:0> (FWDT<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranges from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled in hardware (FWDTEN<1:0> = 11), it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

## 25.3.1 WINDOWED OPERATION


The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the Configuration bit, WINDIS (FWDT<6>), to '0'.

### 25.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When both of the FWDTEN<1:0> Configuration bits are set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN<1:0> Configuration bits have been programmed to '10'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments, and disable the WDT during non-critical segments, for maximum power savings. When the FWTEN<1:0> bits are set to '01', the WDT is only enabled in Run and Idle modes, and is disabled in Sleep. Software control of the SWDTEN bit (RCON<5>) is disabled with this setting.



### FIGURE 25-2: WDT BLOCK DIAGRAM

## 25.4 Program Verification and Code Protection

For all devices in the PIC24FV16KM204 family, code protection for the boot segment is controlled by the Configuration bit, BSS0, and the general segment by the Configuration bit, GCP. These bits inhibit external reads and writes to the program memory space This has no direct effect in normal execution mode.

Write protection is controlled by bit, BWRP, for the boot segment and bit, GWRP, for the general segment in the Configuration Word. When these bits are programmed to '0', internal write and erase operations to program memory are blocked.

## 25.5 In-Circuit Serial Programming

PIC24FV16KM204 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

## 25.6 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 3, MPLAB REAL ICE<sup>™</sup> or PICkit<sup>™</sup> 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx and PGEDx pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGECx, PGEDx and the pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

NOTES:

## 26.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> Digital Signal Controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C<sup>®</sup> for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit<sup>™</sup> 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

## 26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- · A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- · Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

## 26.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

## 26.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

## 26.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

## 26.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 26.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

## 26.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 26.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

## 26.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

## 26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit™ 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

## 26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

## 27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FV16KM204 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FV16KM204 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.


## Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss (PIC24FXXKMXXX)	-0.3V to +4.5V
Voltage on VDD with respect to Vss (PIC24FVXXKMXXX)	-0.3V to +6.5V
Voltage on any combined analog and digital pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on MCLR/VPP pin with respect to Vss	-0.3V to +9.0V
Maximum current out of Vss pin	
Maximum current into Vod pin <sup>(1)</sup>	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports <sup>(1)</sup>	200 mA

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 27-1).


**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


## 27.1 DC Characteristics






### FIGURE 27-2: PIC24F16KM204 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)









### TABLE 27-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Мах	Unit
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $PI/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD		Pint + Pi/c	)	W
Maximum Allowed Power Dissipation	PDMAX	(	TJ — TA)/θJ	IA	W

### TABLE 27-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 20-Pin SPDIP	θJA	62.4		°C/W	1
Package Thermal Resistance, 28-Pin SPDIP	θJA	60	_	°C/W	1
Package Thermal Resistance, 20-Pin SSOP	θJA	108	_	°C/W	1
Package Thermal Resistance, 28-Pin SSOP	θJA	71	_	°C/W	1
Package Thermal Resistance, 20-Pin SOIC	θJA	75	_	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	80.2	_	°C/W	1
Package Thermal Resistance, 28-Pin QFN	θJA	32	—	°C/W	1
Package Thermal Resistance, 44-Pin QFN	θJA	29	_	°C/W	1
Package Thermal Resistance, 48-Pin UQFN	θJA	41	-	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

#### TABLE 27-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			<b>Standard</b> Operatin	•	s: 1.8V to 3.6V (PIC24F16KMXXX) 2.0V to 5.5V (PIC24FV16KMXXX) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
DC10	Vdd	Supply Voltage	1.8	_	3.6	V	For PIC24F devices
			2.0	—	5.5	V	For PIC24FV devices
DC12	Vdr	RAM Data Retention	1.6	_	_	V	For PIC24F devices
		Voltage <sup>(2)</sup>	1.8	_	_	V	For PIC24FV devices
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	_	0.7	V	
DC17	SVDD	<b>VDD Rise Rate</b> to Ensure Internal Power-on Reset Signal	0.05	—		V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

#### TABLE 27-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

	$\begin{array}{llllllllllllllllllllllllllllllllllll$											
Param No.	Symbol	Cha	racteristic	Min	Тур	Max	Units	Conditions				
DC18	VHLVD	HLVD Voltage on	HLVDL<3:0> = 0000 <sup>(2)</sup>	_		1.90	V					
		VDD Transition	HLVDL<3:0> = 0001	1.88		2.13	V					
			HLVDL<3:0> = 0010	2.09		2.35	V					
			HLVDL<3:0> = 0011	2.25	—	2.53	V					
			HLVDL<3:0> = 0100	2.35		2.62	V					
			HLVDL<3:0> = 0101	2.55		2.84	V					
			HLVDL<3:0> = 0110	2.80	—	3.10	V					
			HLVDL<3:0> = 0111	2.95		3.25	V					
			HLVDL<3:0> = 1000	3.09		3.41	V					
			HLVDL<3:0> = 1001	3.27		3.59	V					
			HLVDL<3:0> = 1010 <sup>(1)</sup>	3.46		3.79	V					
			HLVDL<3:0> = 1011 <sup>(1)</sup>	3.62		4.01	V					
			HLVDL<3:0> = 1100 <sup>(1)</sup>	3.91	—	4.26	V					
			HLVDL<3:0> = 1101 <sup>(1)</sup>	4.18	—	4.55	V					
			HLVDL<3:0> = 1110 <sup>(1)</sup>	4.49		4.87	V					

**Note 1:** These trip points should not be used on PIC24FXXKMXXX devices.

2: This trip point should not be used on PIC24FVXXKMXXX devices.

#### TABLE 27-5:BOR TRIP POINTS

	Standard Operating Conditions: 1.8V to 3.6V (PIC24F16KM204)2.0V to 5.5V (PIC24FV16KM204)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.         Sym         Characteristic         Min         Typ         Max         Units         Conditions											
DC15		BOR Hysteresis		_	5	_	mV				
DC19		BOR Voltage on VDD	BORV<1:0> = 00		—	—	_	Valid for LPBOR (Note 1)			
		Transition	BORV<1:0> = 01	2.90	3	3.38	V				
			BORV<1:0> = 10	2.53	2.7	3.07	V				
BORV<1:0> = 11 1.75 1.85 2.0								(Note 2)			
	BORV<1:0> = 11 1.95 2.05 2.16 V (Note 3)										

**Note 1:** LPBOR re-arms the POR circuit but does not cause a BOR.

2: This is valid for PIC24F (3.3V) devices.

3: This is valid for PIC24FV (5V) devices.

DC CHARACTE	RISTICS		<b>Dperating C</b> temperature		<b>2.0V to 5.5</b> -40°C $\leq$ TA	.6V (PIC24F16KM204) .5V (PIC24FV16KM204) $TA \le +85^{\circ}C$ for Industrial $TA \le +125^{\circ}C$ for Extended					
Parameter No.	Device	Typical	Max	Units		Conditions					
IDD Current											
D20	PIC24FV16KMXXX	269	450	μA	2.0V						
		465	830	μA	5.0V	0.5 MIPS,					
	PIC24F16KMXXX	200	330	μA	1.8V	Fosc = 1 MHz <sup>(1)</sup>					
		410	750	μA	3.3V						
DC22	PIC24FV16KMXXX	490	_	μA	2.0V						
	PIC24F16KMXXX	880	_	μA	5.0V	1 MIPS,					
		407	_	μA	1.8V	Fosc = 2 MHz <sup>(1)</sup>					
		800	_	μA	3.3V						
DC24	PIC24FV16KMXXX	13.0	15.0	mA	5.0V	16 MIPS,					
	PIC24F32KMXXX	12.0	13.0	mA	3.3V	Fosc = 32 MHz <sup>(1)</sup>					
DC26	PIC24FV16KMXXX	2.0	_	mA	2.0V						
		3.5	_	mA	5.0V	FRC (4 MIPS),					
	PIC24F16KMXXX	1.80		mA	1.8V	Fosc = 8 MHz					
		3.40	_	mA	3.3V						
DC30	PIC24FV16KMXXX	48.0	250	μA	2.0V						
		75.0	275	μA	5.0V	LPRC (15.5 KIPS),					
	PIC24F16KMXXX	8.1	28.0	μA	1.8V	Fosc = 31 kHz					
		13.50	55.00	μA	3.3V						

### TABLE 27-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices.

**Note 1:** Oscillator is in External Clock mode (FOSCSEL<2:0> = 010, FOSC<1:0> = 00).

DC CHARACTE	RISTICS		$\begin{array}{rl} \mbox{Standard Operating Conditions: } 1.8V \mbox{ to } 3.6V \mbox{ (PIC24F16KM204)} \\ 2.0V \mbox{ to } 5.5V \mbox{ (PIC24FV16KM204)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq T\mbox{A} \leq +85^{\circ}\mbox{C} \mbox{ for Industria} \\ -40^{\circ}\mbox{C} \leq T\mbox{A} \leq +125^{\circ}\mbox{C} \mbox{ for Extended} \end{array}$						
Parameter No.	Device	Typical	Мах	Units		Conditions			
Idle Current (ID	LE)								
DC40	PIC24FV16KMXXX	120	200	μA	2.0V				
		160	430	μA	5.0V	0.5 MIPS,			
	PIC24F16KMXXX	50	100	μA	1.8V	Fosc = 1 MHz <sup>(1)</sup>			
		90	370	μA	3.3V				
DC42	PIC24FV16KMXXX	165		μA	2.0V				
		260		μA	5.0V	1 MIPS,			
	PIC24F16KMXXX	95	—	μA	1.8V	Fosc = 2 MHz <sup>(1)</sup>			
		180	—	μA	3.3V				
DC44	PIC24FV16KMXXX	3.1	6.5	mA	5.0V	16 MIPS,			
	PIC24F16KMXXX	2.9	6.0	mA	3.3V	Fosc = 32 MHz <sup>(1)</sup>			
DC46	PIC24FV16KMXXX	0.65		mA	2.0V				
		1.0	—	mA	5.0V	FRC (4 MIPS),			
	PIC24F16KMXXX	0.55		mA	1.8V	Fosc = 8 MHz			
		1.0	—	mA	3.3V				
DC50	PIC24FV16KMXXX	42	200	μA	2.0V				
		65	225	μA	5.0V	LPRC (15.5 KIPS),			
	PIC24F16KMXXX	2.2	18	μA	1.8V	Fosc = 31 kHz			
		4.0	40	μA	3.3V				

## TABLE 27-7: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices.

**Note 1:** Oscillator is in External Clock mode (FOSCSEL<2:0> = 010, FOSC<1:0> = 00).

DC CHARA	DC CHARACTERISTICS		Operating temperature			$\begin{array}{l} \textbf{S: 1.8V to 3.6V (PIC24F16KM204)} \\ \textbf{2.0V to 5.5V (PIC24FV16KM204)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \text{ for Extended} \end{array}$				
Parameter No.	Device	Typical <sup>(1)</sup>	Max	Units	Conditions					
Power-Dow	n Current (IPD)									
DC60	PIC24FV16KMXXX				-40°C					
			8.0		+25°C					
		6.0	8.5	μA	+60°C	2.0V				
			9.0		+85°C					
			15.0		+125°C					
			_		-40°C					
			8.0		+25°C					
		6.0	9.0	μA	+60°C	5.0V				
			10.0		+85°C					
			15.0		+125°C		Sleep Mode <sup>(2)</sup>			
	PIC24F16KMXXX		—		-40°C					
			0.80		+25°C					
		0.025	1.5	μA	+60°C	1.8V				
			2.0		+85°C					
			7.5		+125°C					
			_		-40°C					
			1.0		+25°C					
		0.040	2.0	μA	+60°C	3.3V				
			3.0		+85°C					
			7.5		+125°C					
DC61	PIC24FV16KMXXX	0.25		μA	+85°C	2.0V				
			7.5	1	+125°C		Low-Voltage			
		0.35	3.0	μA	+85°C	5.0V	Sleep Mode <sup>(2)</sup>			
			7.5	P	+125°C					

## TABLE 27-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices.

**Note 1:** Data in the Typical column is at 3.3V, +25°C (PIC24F16KMXXX) or 5.0V, +25°C (PIC24FV16KMXXX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low. PMSLP is set to '0' and WDT, etc., are all switched off.

**3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACTERISTICS		Standard C			$\begin{array}{l} \textbf{1.8V to 3.6V (PIC24F16KM204)} \\ \textbf{2.0V to 5.5V (PIC24FV16KM204)} \\ \textbf{-40^{\circ}C} \leq TA \leq +85^{\circ}C \text{ for Industrial} \\ \textbf{-40^{\circ}C} \leq TA \leq +125^{\circ}C \text{ for Extended} \end{array}$			
Parameter No.	Device	Typical <sup>(1)</sup>	Max	Units		Conditions		
Module Diff	erential Current (	סי) <sup>(3)</sup>						
DC71	PIC24FV16KMXXX		— 1.5	μA μA	2.0V 5.0V	Watchdog Timer		
	PIC24F16KMXXX	0.50	_	μA	1.8V	Current: ∆WDT		
DC72	PIC24FV16KMXXX	0.70 0.80	1.5	μA μA	3.3V 2.0V	32 kHz Crystal with RTCC,		
		1.50	2.0	μA	5.0V	DSWDT or Timer1:		
	PIC24F16KMXXX	0.70 1.0	— 1.5	μA μA	1.8V 3.3V	∆SOSC (SOSCSEL = 0)		
DC75	PIC24FV16KMXXX	5.4	_	μA	2.0V	_		
	PIC24F16KMXXX	8.1 4.9	14.0	μΑ μΑ	5.0V 1.8V	ΔHLVD		
		7.5	14.0	μA	3.3V			
DC76	PIC24FV16KMXXX	5.6 6.5	— 11.2	μA μA	2.0V 5.0V	-		
	PIC24F16KMXXX	5.6	_	μA	1.8V	∆BOR		
		6.0	11.2	μA	3.3V			
DC78	PIC24FV16KMXXX		_	μA	2.0V	_		
	PIC24F16KMXXX	0.05 0.03	0.3	μΑ μΑ	5.0V 1.8V	Low-Power BOR: <u> </u> <u> </u> <u> </u> <u> </u> <u> </u> <u> </u> LPBOR <u> </u>		
		0.05	0.3	μA	3.3V			

### TABLE 27-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Legend: Unshaded rows represent PIC24F16KMXXX devices and shaded rows represent PIC24FV16KMXXX devices.

**Note 1:** Data in the Typical column is at 3.3V, +25°C (PIC24F16KMXXX) or 5.0V, +25°C (PIC24FV16KMXXX) unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and set low. PMSLP is set to '0' and WDT, etc., are all switched off.

**3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CH/	ARACT	ERISTICS	Standard Op	•	<b>3.6V (PIC24F16KM204)</b> <b>5.5V (PIC24FV16KM204)</b> TA $\leq$ +85°C for Industrial TA $\leq$ +125°C for Extended		
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions
	VIL	Input Low Voltage <sup>(4)</sup>	—	_	_	_	
DI10		I/O Pins	Vss	_	0.2 Vdd	V	
DI15		MCLR	Vss	—	0.2 VDD	V	
DI16		OSCI (XT mode)	Vss	—	0.2 VDD	V	
DI17		OSCI (HS mode)	Vss	—	0.2 Vdd	V	
DI18		I/O Pins with I <sup>2</sup> C™ Buffer	Vss	—	0.3 VDD	V	SMBus disabled
DI19		I/O Pins with SMBus Buffer	Vss	_	0.8	V	SMBus enabled
	Vih	Input High Voltage <sup>(4,5)</sup>	_	_	_		
DI20		I/O Pins: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd	—	Vdd Vdd	V V	
DI25		MCLR	0.8 Vdd	_	Vdd	V	
DI26		OSCI (XT mode)	0.7 Vdd	—	Vdd	V	
DI27		OSCI (HS mode)	0.7 Vdd	—	Vdd	V	
DI28		I/O Pins with I <sup>2</sup> C Buffer: with Analog Functions Digital Only	0.7 VDD 0.7 VDD		VDD VDD	V V	
DI29		I/O Pins with SMBus	2.1	-	VDD	V	$2.5V \le VPIN \le VDD$
DI30		CNx Pull-up Current	50	250	500	μA	VDD = 3.3V, VPIN = VSS
DI31	IPU	Maximum Load Current for Digital High Detection w/Internal Pull-up			30 1000	μΑ μΑ	VDD = 2.0V VDD = 3.3V
	lı∟	Input Leakage Current <sup>(2,3)</sup>					
DI50		I/O Ports	_	0.050	±0.100	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance} \end{split}$
DI51		Pins with OAxOUT Functions (RB15 and RB3)	—	0.100	±0.200	μA	$\label{eq:VSS} \begin{split} VSS \leq V PIN \leq V DD, \\ Pin \text{ at high-impedance} \end{split}$

#### TABLE 27-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

**4:** Refer to Table 1-4 and Table 1-5 for I/O pin buffer types.

5: VIH requirements are met when the internal pull-ups are enabled.

DC CH/	ARACTE	ERISTICS	$ \begin{array}{ll} \mbox{Standard Operating Conditions: } 1.8V \ to \ 3.6V \ (PIC24F16KM204) \\ 2.0V \ to \ 5.5V \ (PIC24FV16KM204) \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \ for \ Industrial \\ -40^\circ C \leq TA \leq +125^\circ C \ for \ Extended \\ \end{array} $							
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conc	litions		
	Vol	Output Low Voltage	_	_						
DO10		All I/O Pins	—	_	0.4	V	IOL = 8.0 mA	VDD = 4.5V		
			—	_	0.4	V	IOL = 4.0 mA	VDD = 3.6V		
			—	_	0.4	V	IOL = 3.5 mA	VDD = 2.0V		
DO16		OSC2/CLKO	—	_	0.4	V	IOL = 2.0 mA	VDD = 4.5V		
			—	_	0.4	V	IOL = 1.2 mA	VDD = 3.6V		
			_	_	0.4	V	IOL = 0.4 mA	VDD = 2.0V		
	Vон	Output High Voltage								
DO20		All I/O Pins	3.8	_	—	V	Iон = -3.5 mA	VDD = 4.5V		
			3	_	—	V	Iон = -3.0 mA	VDD = 3.6V		
			1.6	—	_	V	Іон = -1.0 mA	VDD = 2.0V		
DO26		OSC2/CLKO	3.8	—	_	V	Іон = -2.0 mA	VDD = 4.5V		
			3	_	_	V	Іон = -1.0 mA	VDD = 3.6V		
			1.6	—		V	Іон = -0.5 mA	VDD = 2.0V		

### TABLE 27-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Data in "Typ" column is at +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### TABLE 27-11: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	ARACTE	ERISTICS		Standard Operating Conditions:1.8V to 3.6V (PIC24F16KM204)2.0V to 5.5V (PIC24FV16KM204)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions			
		Program Flash Memory								
D130	Ер	Cell Endurance	10,000 <sup>(2)</sup>	_	—	E/W				
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage			
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms				
D134	TRETD	Characteristic Retention	40	—	—	Year Provided no other specification are violated				
D135	IDDP	Supply Current During Programming	—	10		mA				

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Self-write and block erase.

DC CHARACTERISTICS				Standard Operating Conditions:1.8V to 3.6V (PIC24F16KM204)2.0V to 5.5V (PIC24FV16KM204)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions		
		Data EEPROM Memory							
D140	Epd	Cell Endurance	100,000	—	_	E/W			
D141	Vprd	VDD for Read	Vmin	—	3.6	V	Vмın = Minimum operating voltage		
D143A	Tiwd	Self-Timed Write Cycle Time	—	4	_	ms			
D143B	TREF	Number of Total Write/Erase Cycles Before Refresh	-	10M	_	E/W			
D144	TRETDD	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated		
D145	Iddpd	Supply Current During Programming	—	7		mA			

#### TABLE 27-12: DC CHARACTERISTICS: DATA EEPROM MEMORY

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

## TABLE 27-13: DC SPECIFICATIONS: COMPARATOR

DC CHA	DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min	Conditions						
D300	VIOFF	Input Offset Voltage		20	40	mV				
D301	VICM	Input Common-Mode Voltage	0	_	Vdd	V				
D302	CMRR	Common-Mode Rejection Ratio	55			dB				

#### TABLE 27-14: DC SPECIFICATIONS: COMPARATOR VOLTAGE REFERENCE

DC CHAF	DC CHARACTERISTICS			<b>Operating</b>	re	: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) -40°C $\leq$ TA $\leq$ +85°C for Industrial -40°C $\leq$ TA $\leq$ +125°C for Extended		
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions	
VRD310	CVRES	Resolution	_	—	Vdd/32	LSb		
VRD311	CVRAA	Absolute Accuracy	—	—	1	LSb	AVDD = 3.3V-5.5V	
VRD312	CVRur	Unit Resistor Value (R)	_	2k		Ω		

### TABLE 27-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operat	Dperating Conditions: $-40^{\circ}C < TA < +85^{\circ}C$ (unless otherwise stated) $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended											
Param No.	Symbol	Characteristics	Тур	Max	Units	Comments						
	Vbg	Band Gap Reference Voltage	0.973	1.024	1.075	V						
	Tbg	Band Gap Reference Start-up Time	—	1	—	ms						
	Vrgout	Regulator Output Voltage	3.1	3.3	3.6	V						
	Cefc	External Filter Capacitor Value	4.7	10	—	μF	Series resistance < 3 Ohm recommended; < 5 Ohm is required.					
	Vlvr	Low-Voltage Regulator Output Voltage	_	2.6	—	V						

## TABLE 27-16: CTMU CURRENT SOURCE SPECIFICATIONS

рс сн	Standard Operating Conditio				bns: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Sym	Characteristic	Min Typ <sup>(1)</sup> Max Units Comments				Conditions		
	IOUT1	CTMU Current Source, Base Range	-	550	—	nA	CTMUCON1L<1:0> = 01		
	IOUT2	CTMU Current Source, 10x Range	—	5.5	—	μΑ	CTMUCON1L<1:0> = 10		
	IOUT3	CTMU Current Source, 100x Range	—	55	—	μΑ	CTMUCON1L<1:0> = 11	2.5V < VDD < VDDMAX	
	IOUT4	CTMU Current Source, 1000x Range	-	550	—	μΑ	CTMUCON1L<1:0> = 00 (Note 2)		
	VF	Temperature Diode Forward Voltage	—	.76	—	V			
	VΔ	Voltage Change per Degree Celsius	—	1.6	—	mV/°C			

**Note 1:** Nominal value at the center point of the current trim range (CTMUCON1L<7:2> = 000000). On PIC24F16KM parts, the current output is limited to the typical current value when IOUT4 is chosen.

**2**: Do not use this current range with a temperature sensing diode.

DC CH	ARACTE	RISTICS	Standard Op	•	ditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Comments	
	GBWP	Gain Bandwidth	—	5	_	MHz	SPDSEL = 1	
		Product	_	0.5	—	MHz	SPDSEL = 0	
	SR	Slew Rate	—	1.2	—	V/µs	SPDSEL = 1	
			—	0.3	—	V/µs	SPDSEL = 0	
	AOL	DC Open-Loop Gain	—	90	_	dB		
	VIOFF	Input Offset Voltage	—	±2	±10	mV		
	VIBC	Input Bias Current	—	—	—	nA	(Note 1)	
	VICM	Common-Mode Input Voltage Range	Avss	—	Avdd	V		
	CMRR	Common-Mode Rejection Ratio	—	60	—	db		
	PSRR	Power Supply Rejection Ratio	—	60	—	dB		
	Vor	Output Voltage Range	Avss + 200	Avss + 5 to Avdd – 5	Avdd - 200	mV	0.5V input overdrive, no output loading	

### TABLE 27-17: OPERATIONAL AMPLIFIER SPECIFICATIONS

**Note 1:** The op amps use CMOS input circuitry with negligible input bias current. The maximum "effective bias current" is the I/O pin leakage specified by electrical Parameter DI50.


## 27.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FV16KM204 family AC characteristics and timing parameters.

#### TABLE 27-18: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: Operating temperature	-40°C $\leq$ TA $\leq$ +85°C for Industrial
		-40°C ≤ TA ≤ +125°C for Extended
	Operating voltage VDD range as des	scribed in Section 27.1 "DC Characteristics".

#### FIGURE 27-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




#### TABLE 27-19: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO Pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSCI
DO56	Сю	All I/O Pins and OSCO	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	—	400	pF	In l <sup>2</sup> C™ mode

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### FIGURE 27-6: EXTERNAL CLOCK TIMING



			Standard Ope	rating Co	onditions		3.6V (PIC24F16KM204)	
AC CH	ARACT	ERISTICS	Operating tem		2.0V to 5.5V (PIC24FV16KM204) -40°C $\leq$ TA $\leq$ +85°C for Industrial -40°C $\leq$ TA $\leq$ +125°C for Extended			
Param No.	Sym	Characteristic	Min	Conditions				
OS10	Fosc	External CLKI Frequency	DC	_	32	MHz	EC, -40°C < TA < +85°C	
		(External clocks allowed	4	—	8	MHz	ECPLL, -40°C < TA < +85°C	
		only in EC mode)	DC	—	24	MHz	EC, -40°C < TA < +125°C	
			4	—	6	MHz	ECPLL, -40°C < TA < +125°C	
		Oscillator Frequency	0.2	_	4	MHz	ХТ	
			4	—	25	MHz	HS	
			4	_	8	MHz	XTPLL, -40°C < TA < +85°C	
			4	—	6	MHz	XTPLL, -40°C < TA < +125°C	
			31	—	33	kHz	SOSC	
OS20	Tosc	Tosc = 1/Fosc	—	—		—	See Parameter OS10 for Fosc value	
OS25	Тсү	Instruction Cycle Time <sup>(2)</sup>	62.5		DC	ns		
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	—	_	ns	EC	
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	—	—	20	ns	EC	
OS40	TckR	CLKO Rise Time <sup>(3)</sup>	_	6	10	ns		
OS41	TckF	CLKO Fall Time <sup>(3)</sup>		6	10	ns		

#### TABLE 27-20: EXTERNAL CLOCK TIMING REQUIREMENTS

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
- **3:** Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

				<b>Operating</b> temperatur		: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) -40°C $\leq$ TA $\leq$ +85°C for Industrial -40°C $\leq$ TA $\leq$ +125°C for Extended		
Param No.	Sym Characteristic <sup>17</sup> Min Vy <sup>(2)</sup> Max			Units	Conditions			
OS50	Fplli	PLL Input Frequency Range	4		8	MHz	ECPLL, HSPLL modes, -40°C $\leq$ TA $\leq$ +85°C	
OS51	Fsys	PLL Output Frequency Range	16	—	32	MHz	$-40^{\circ}C \le TA \le +85^{\circ}C$	
OS52	TLOCK	PLL Start-up Time (Lock Time)	-	1	2	ms		
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over 100 ms period	

#### TABLE 27-21: PLL CLOCK TIMING SPECIFICATIONS

Note 1: These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### TABLE 27-22: INTERNAL RC OSCILLATOR ACCURACY

AC CHA	ARACTERISTICS	Standard Operating Conditions:1.8V to 3.6V (PIC24F16KM204)2.0V to 5.5V (PIC24FV16KM204)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
F20	FRC @ 8 MHz <sup>(1)</sup>	-2		+2	%	+25°C $3.0V \le VDD \le 3.6V, F det 3.2V \le VDD \le 5.5V, FV det 3.2V \le 0.2V$				
		-5	_	+5	%	$\label{eq:constraint} \begin{array}{c} -40^\circ C \leq T_A \leq +125^\circ C \\ 2.0V \leq V_{DD} \leq 3.6V, \ F \ de \\ 2.0V \leq V_{DD} \leq 5.5V, \ FV \ de \\ \end{array}$				
F21	LPRC @ 31 kHz <sup>(2)</sup>	-15		+15	%	$\label{eq:constraint} \begin{array}{c} -40^{\circ}C \leq Ta \leq +125^{\circ}C \\ 2.0V \leq VDD \leq 3.6V, \mbox{ F devi} \\ 2.0V \leq VDD \leq 5.5V, \mbox{ FV dev} \end{array}$				


**Note 1:** The frequency is calibrated at +25°C and 3.3V. The OSCTUN bits can be used to compensate for temperature drift.

2: The change of LPRC frequency as VDD changes.

### TABLE 27-23: INTERNAL RC OSCILLATOR SPECIFICATIONS

АС СНА	AC CHARACTERISTICS			Standard Operating Conditions:1.8V to 3.6V (PIC24F16KM204)2.0V to 5.5V (PIC24FV16KM204)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Sym	Characteristic	Min	Тур	Мах	Units	Conditions			
	TFRC	FRC Start-up Time	—	5	_	μS				
	Tlprc	LPRC Start-up Time	—	70	_	μS				






### TABLE 27-24: CLKO AND I/O TIMING REQUIREMENTS


AC CHARACTERISTICS				<b>Operating (</b> temperatur		<b>2.0V to</b> -40°C ≤	: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) -40°C $\leq$ TA $\leq$ +85°C for Industrial -40°C $\leq$ TA $\leq$ +125°C for Extended		
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
DO31	TIOR	Port Output Rise Time	_	10	25	ns			
DO32	TIOF	Port Output Fall Time	—	10	25	ns			
DI35	Tinp	INTx Pin High or Low Time (output)	20	_	_	ns			
DI40	Trbp	CNx High or Low Time (input)	2	_	_	Тсү			

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.



## FIGURE 27-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

## FIGURE 27-9: BROWN-OUT RESET CHARACTERISTICS



## TABLE 27-25: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CH	ARACTER	ISTICS		rd Opera	•	ditions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic	Min.	Typ <sup>(1)</sup>	Max.	Units	Conditions	
SY10	TmcL	MCLR Pulse Width (low)	2	—	_	μs		
SY11	TPWRT	Power-up Timer Period	50	64	90	ms		
SY12	TPOR	Power-on Reset Delay	1	5	10	μs		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	-	_	100	ns		
SY20	Twdt	Watchdog Timer Time-out	0.85	1.0	1.15	ms	1.32 prescaler	
		Period	3.4	4.0	4.6	ms	1:128 prescaler	
SY25	TBOR	Brown-out Reset Pulse Width	1			μs		
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	2.0	2.3	μs		
SY45	TRST	Internal State Reset Time		5	_	μs		
SY50	TVREG	On-Chip Voltage Regulator Output Delay	—	10	_	μS	(Note 2)	
SY55	TLOCK	PLL Start-up Time	—	100		μs		
SY65	Tost	Oscillator Start-up Time	_	1024		Tosc		
SY71	Трм	Program Memory Wake-up Time	—	1	_	μS	Sleep wake-up with PMSLP = 0	
SY72	Tlvr	Low-Voltage Regulator Wake-up Time	_	250		μs		

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This applies to PIC24FV16KMXXX devices only.

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
300	TRESP	Response Time <sup>*(1)</sup>	_	150	400	ns	
301	TMC2OV	Comparator Mode Change to Output Valid <sup>*</sup>	—	_	10	μS	

#### TABLE 27-26: COMPARATOR TIMING REQUIREMENTS

Parameters are characterized but not tested.

\*

**Note 1:** Response time is measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

#### TABLE 27-27: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
VR310	TSET	Settling Time <sup>(1)</sup>			10	μS	

Note 1: Settling time is measured while CVRSS = 1 and the CVR<3:0> bits transition from '0000' to '1111'.

### FIGURE 27-10: CAPTURE/COMPARE/PWM TIMINGS (MCCPx, SCCPx MODULES)





TABLE 27-28: CAPTURE/COMPARE/PWM REQUIREMENTS (MCCPx, SCCPx MODULE)
---


Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
50	TCLKL	CCPx Time Base Clock Source Low Time	Tcy/2	_	ns	TSYNC = 1
			31.25	_	ns	TSYNC = 0
51	ТсікН	CCPx Time Base Clock Source High Time	Tcy/2	_	ns	TSYNC = 1
			31.25	_	ns	TSYNC = 0
52	TCLK	CCPx Time Base Clock Source Period	Тсү	_	ns	TSYNC = 1
			62.5	_	ns	TSYNC = 0
53	TccL	CCPx Capture or Gating Input Low Time	TCLK	_	ns	
54	ТссН	CCPx Capture or Gating Input High Time	TCLK	_	ns	
55	TCCP	CCPx Capture or Gating Input Period	2 * Tclk/N		ns	N = prescale value (1, 4 or 16)

### FIGURE 27-11: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)




#### TABLE 27-29: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	ns	
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	40	—	ns	
75	TDOR	SDOx Data Output Rise Time		25	ns	
76	TDOF	SDOx Data Output Fall Time		25	ns	
78	TscR	SCKx Output Rise Time (Master mode)	—	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)		25	ns	
	FSCK	SCKx Frequency	—	10	MHz	



## TABLE 27-30: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	35	—	ns	
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	40	—	ns	
75	TDOR	SDOx Data Output Rise Time	—	25	ns	
76	TDOF	SDOx Data Output Fall Time	—	25	ns	
78	TscR	SCKx Output Rise Time (Master mode)	—	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)	—	25	ns	
81	TDOV2scH, TDOV2scL	SDOx Data Output Setup to SCKx Edge	Тсү	—	ns	
	FSCK	SCKx Frequency	—	10	MHz	




#### FIGURE 27-13: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input	SCKx ↑ Input		_	ns	
70A	TssL2WB	SSx to Write to SSPxBUF		3 Tcy	_	ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge		20	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2		1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge		40	_	ns	
75	TDOR	SDOx Data Output Rise Time		—	25	ns	
76	TDOF	SDOx Data Output Fall Time		—	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedance		10	50	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge		—	50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ After SCKx Edge		1.5 TCY + 40	—	ns	
	FSCK SCKx Frequency			10	MHz		

#### TABLE 27-31: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

**Note 1:** Requires the use of Parameter 73A.

**2:** Only if Parameters **71A** and **72A** are used.




#### TABLE 27-32: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
70	TssL2scH, TssL2scL	$\overline{\mathrm{SSx}}\downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input		3 Тсү		ns	
70A	TssL2WB	SSx to Write to SSPxBUF		3 TCY	_	ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	—	ns	
72A		(Slave mode)	Single Byte		_	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First	1.5 Tcy + 40	—	ns	(Note 2)	
74	TscH2dlL, TscL2dlL	Hold Time of SDIx Data Input to SC	Kx Edge	40	_	ns	
75	TDOR	SDOx Data Output Rise Time			25	ns	
76	TDOF	SDOx Data Output Fall Time			25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impeda	ance	10	50	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx	Edge	—	50	ns	
82	TssL2doV	SDOx Data Output Valid After SSx	_	50	ns		
83	TscH2ssH, TscL2ssH			1.5 Tcy + 40	_	ns	
	Fsck	SCKx Frequency			10	MHz	

**Note 1:** Requires the use of Parameter 73A.

2: Only if Parameters 71A and 72A are used.


### FIGURE 27-15: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS TIMING



## TABLE 27-33: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Мах	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first
		Hold Time	400 kHz mode	600	_		clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700	_	ns	
		Setup Time	400 kHz mode	600	—		
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600			

### FIGURE 27-16: I<sup>2</sup>C<sup>™</sup> BUS DATA TIMING



Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μS	Must operate at a minium of 1.5 MHz
			400 kHz mode	0.6	—	μS	Must operate at a minium of 10 MHz
			MSSP module	1.5 TCY	—	_	
101	TLOW	Clock Low Time	100 kHz mode	4.7	—	μS	Must operate at a minium of 1.5 MHz
			400 kHz mode	1.3	—	μS	Must operate at a minium of 10 MHz
			MSSP module	1.5 TCY	—	_	
102	TR	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μS	Only relevant for Repeated
			400 kHz mode	0.6	—	μs	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	—	μs	After this period, the first clock
			400 kHz mode	0.6	—	μS	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100	—	ns	
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	—	μS	
			400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	_	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free before
			400 kHz mode	1.3	—	μS	a new transmission can start
D102	Св	Bus Capacitive Loading		—	400	pF	

## TABLE 27-34: I<sup>2</sup>C<sup>™</sup> BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I<sup>2</sup>C<sup>™</sup> bus device can be used in a Standard mode I<sup>2</sup>C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCLx line is released.

#### FIGURE 27-17: MSSPx I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS TIMING WAVEFORMS





TABLE 27-35: I <sup>2</sup> C <sup>™</sup> BUS START/STOP BITS REQUIREMENTS (MASTER MOD	E)
---	----

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start condition	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	After this period, the	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is generated	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—			
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_			



### TABLE 27-36: I<sup>2</sup>C<sup>™</sup> BUS DATA REQUIREMENTS (MASTER MODE)

Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
100	Thigh	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)		_		
			400 kHz mode	2(Tosc)(BRG + 1)				
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	_		
			400 kHz mode	2(Tosc)(BRG + 1)	_	_		
102	TR	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
103	TF	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
90	Tsu:sta	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	_	Only relevant for Repeated	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	_	Start condition	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	_	After this period, the first clock pulse is generated	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	—		
106	Thd:dat	Data Input	100 kHz mode	0	_	ns		
		Hold Time	400 kHz mode	0	0.9	μS		
107	TSU:DAT	Data Input	100 kHz mode	250	_	ns	(Note 1)	
		Setup Time	400 kHz mode	100	_	ns		
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	—		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	_		
109	ΤΑΑ	Output Valid	100 kHz mode	—	3500	ns		
		from Clock	400 kHz mode	—	1000	ns	1	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free	
			400 kHz mode	1.3	_	μS	before a new transmission can start	
D102	Св	Bus Capacitive L	oading	—	400	pF		


Note 1: A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system, but Parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, Parameter 102 + Parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.

#### TABLE 27-37: A/D MODULE SPECIFICATIONS

AC CHA		STICS	Standard Operating Conditions:1.8V to 3.6V (PIC24F16KM204)2.0V to 5.5V (PIC24FV16KM204)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extend				
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
			Device S	Supply			
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 1.8		Lesser of: VDD + 0.3 or 3.6	V	PIC24FXXKMXXX devices
			Greater of: VDD – 0.3 or 2.0		Lesser of: VDD + 0.3 or 5.5	V	PIC24FVXXKMXXX devices
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V	
			Reference	e Input	s		•
AD05	VREFH	Reference Voltage High	AVss + 1.7	_	AVDD	V	
AD06	VREFL	Reference Voltage Low	AVss		AVDD – 1.7	V	
AD07	Vref	Absolute Reference Voltage	AVss – 0.3	_	AVDD + 0.3	V	
AD08	IVREF	Reference Voltage Input Current	_	1.25	—	mA	
AD09	Zvref	Reference Input Impedance	—	10k	—	Ω	
	•		Analog	Input	•		
AD10	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	(Note 2)
AD11	Vin	Absolute Input Voltage	AVss – 0.3		AVDD + 0.3	V	
AD12	VINL	Absolute Vin∟ Input Voltage	AVss – 0.3		AVDD/2	V	
AD17	RIN	Recommended Impedance of Analog Voltage Source	_	_	1k	Ω	12-bit
			A/D Acc	uracy			
AD20b	NR	Resolution	—	12	—	bits	
AD21b	INL	Integral Nonlinearity	_	±1	±9	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD22b	DNL	Differential Nonlinearity	—	±1	±5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD23b	Gerr	Gain Error	—	±1	±9	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD24b	EOFF	Offset Error	—	±1	±5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD25b		Monotonicity <sup>(1)</sup>	—	_	_	_	Guaranteed

Note 1: The A/D conversion result never decreases with an increase in the input voltage.

2: Measurements are taken with external VREF+ and VREF- used as the A/D voltage reference.



#### FIGURE 27-19: A/D CONVERSION TIMING

2: This is a minimal RC delay (typically 100 ns) which also disconnects the holding capacitor from the analog input.

AC CHARACTERISTICS				<b>d Opera</b>	•	ions: 1.8V to 3.6V (PIC24F16KM204) 2.0V to 5.5V (PIC24FV16KM204) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extende			
Param No.	Sym Characteristic			Тур	Max.	Units	Conditions		
			Clock Pa	aramete	rs				
AD50	Tad	A/D Clock Period	600	_	—	ns	Tcy = 75 ns, AD1CON3 in default state		
AD51	TRC	A/D Internal RC Oscillator Period	—	1.67	_	μs			
			Conver	sion Rat	e				
AD55	Τςονν	Conversion Time	_	12 14	_	Tad Tad	10-bit results 12-bit results		
AD56	FCNV	Throughput Rate	—		100	ksps			
AD57	TSAMP	Sample Time	_	1	_	TAD			
AD58	TACQ	Acquisition Time	750		_	ns	(Note 2)		
AD59	Tswc	Switching Time from Convert to Sample	—	—	(Note 3)				
AD60	TDIS	Discharge Time	12		_	TAD			
	•		Clock Pa	aramete	rs				
AD61	TPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	—	3	Tad			

### TABLE 27-38: A/D CONVERSION TIMING REQUIREMENTS<sup>(1)</sup>

**Note 1:** Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

- 2: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD).
- 3: On the following cycle of the device clock.

AC CHARACTERISTICS			Standard O		<b>2.0</b> -40	<b>V to 5.5V (</b> I °C ≤ TA ≤ +	PIC24F16KM204) PIC24FV16KM204) +85°C for Industrial
Param No. Sym Characteristic		Min.	Тур	-40 Max.	Units	125°C for Extended	
		Resolution	8	—	—	bits	
		DACREF<1:0> Input Voltage Range	Avss + 1.8	—	Avdd	V	
		Differential Linearity Error (DNL)	—	—	±0.5	LSb	
		Integral Linearity Error (INL)	—	—	±1.5	LSb	
		Offset Error	—	—	±0.5	LSb	
		Gain Error	—	—	±3.0	LSb	
		Monotonicity	—	—	—	_	(Note 1)
		Output Voltage Range	Avss + 50	Avss + 5 to AVDD – 5	AVDD - 50	mV	0.5V input overdrive, no output loading
		Slew Rate	—	5	—	V/µs	
		Settling Time	—	10	_	μs	

#### TABLE 27-39: 8-BIT DIGITAL-TO-ANALOG CONVERTER SPECIFICATIONS

Note 1: DAC output voltage never decreases with an increase in the data code.

## 28.0 PACKAGING INFORMATION

## 28.1 Package Marking Information

#### 20-Lead PDIP (300 mil)



#### 28-Lead SPDIP (.300")





#### Example







28-Lead SSOP (5.30 mm)



Example



Example




Legend:	XXX Y YY WW NNN @3	Product-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	will be	event the full Microchip part number cannot be marked on one line, it carried over to the next line, thus limiting the number of available ters for customer-specific information.


20-Lead SOIC (7.50 mm)





Example












#### 28.2 Package Details

The following sections give the technical details of the packages.

### 20-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N 20			
Pitch	е		.100 BSC	
Top to Seating Plane	A	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.980	1.030	1.060
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

## 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	Dimension Limits		NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	_	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	_	_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

### 20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimensi	Dimension Limits		NOM	MAX		
Number of Pins	Ν		20			
Pitch	е		0.65 BSC			
Overall Height	А	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	6.90	7.20	7.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	с	0.09	-	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.22	_	0.38		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С	7.20			
Contact Pad Width (X20)	X1	0.4			
Contact Pad Length (X20)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

### 28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimen	Dimension Limits		NOM	MAX		
Number of Pins	Ν		28			
Pitch	е		0.65 BSC			
Overall Height	А	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	9.90	10.20	10.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	С	0.09	-	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.22	-	0.38		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С	7.20		
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2073A


### 20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











VIEW A-A

Microchip Technology Drawing C04-094C Sheet 1 of 2

#### 20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Jnits	MILLIMETERS				
nits	MIN	NOM	MAX		
N		20			
е		1.27 BSC			
Α	-	-	2.65		
A2	2.05	-	-		
A1	0.10	-	0.30		
E	10.30 BSC				
E1	7.50 BSC				
D	12.80 BSC				
h	0.25	-	0.75		
L	0.40	-	1.27		
L1		1.40 REF			
Θ	0°	-	-		
φ	0°	-	8°		
С	0.20	-	0.33		
b	0.31	-	0.51		
α	5°	-	15°		
β	5°	-	15°		
	its N e A A2 A1 E E1 D h L L1 Θ φ c b α	its         MIN           N $ A$ $ A2$ $2.05$ $A1$ $0.10$ $E$ $ E1$ $ D$ $ h$ $0.25$ $L$ $0.40$ $L1$ $ \varphi$ $0^\circ$ $c$ $0.20$ $b$ $0.311$ $\alpha$ $5^\circ$	its         MIN         NOM           N         20 $20$ e         1.27 BSC           A         -         -           A2         2.05         -           A1         0.10         -           E         10.30 BSC         -           E1         7.50 BSC         -           D         12.80 BSC         -           L         0.40         -           L1         1.40 REF         - $\Theta$ 0°         - $\varphi$ 0°         - $\alpha$ 5°         -		


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

#### 20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimensior	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width (X20)	X			0.60	
Contact Pad Length (X20)	Y			1.95	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.45			

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A

### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-052C Sheet 1 of 2

### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS			
Dimensior	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18 - 0.33		
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	Х			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

#### 28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-105C Sheet 1 of 2

#### 28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.50	0.55	0.70
Terminal-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length





Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC		
Optional Center Pad Width	W2			4.25	
Optional Center Pad Length	T2			4.25	
Contact Pad Spacing	C1		5.70		
Contact Pad Spacing	C2		5.70		
Contact Pad Width (X28)	X1			0.37	
Contact Pad Length (X28)	Y1			1.00	
Distance Between Pads	G	0.20			

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

### 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-103C Sheet 1 of 2

### 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		<b>ILLIMETER</b>	S
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		44	
Pitch	e		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.25	6.45	6.60
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.25	6.45	6.60
Terminal Width	b	0.20	0.30	0.35
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	E 0.65 BSC			
Optional Center Pad Width	W2			6.60	
Optional Center Pad Length	T2		6.60		
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Width (X44)	X1			0.35	
Contact Pad Length (X44)	Y1			0.85	
Distance Between Pads	G	0.25			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimen	ision Limits	MIN	NOM	MAX
Number of Leads	Ν	44		
Lead Pitch	е	0.80 BSC		
Overall Height	А	1.20		
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	φ	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	Units	Units MILLIMETERS		S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.80 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

### 48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-153A Sheet 1 of 2

#### 48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Units MILLIM		ETERS	
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	Ν	48			
Pitch	е	0.40 BSC			
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	Е	6.00 BSC			
Exposed Pad Width	E2	4.45 4.60 4.75			
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	4.45	4.60	4.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-153A Sheet 2 of 2

# 48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 6x6 mm Body [UQFN] With 0.40 mm Contact Length





	Units	MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX	
Contact Pitch	E		0.40 BSC		
Optional Center Pad Width	W2			4.45	
Optional Center Pad Length	T2			4.45	
Contact Pad Spacing	C1		6.00		
Contact Pad Spacing	C2		6.00		
Contact Pad Width (X28)	X1			0.20	
Contact Pad Length (X28)	Y1			0.80	
Distance Between Pads	G	0.20			

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2153A

## APPENDIX A: REVISION HISTORY

## Revision A (February 2013)

Original data sheet for the PIC24FV16KM204 family of devices.

NOTES:

#### INDEX

F	۱

A/D	
Buffer Data Formats	225
Control Registers	212
AD1CHITH/L	212
AD1CHS	212
AD1CON1	212
AD1CON2	212
AD1CON3	212
AD1CON5	212
AD1CSSH/L	212
AD1CTMENH/L	212
Module Specifications	294
Sampling Requirements	223
Transfer Function	224
AC Characteristics	
8-Bit DAC	296
Capacitive Loading Requirements on	
Output Pins	279
Internal RC Accuracy	281
Internal RC Oscillator Specifications	281
Load Conditions and Requirements	279
Reset, Watchdog Timer. Oscillator Start-up	
Timer, Power-up Timer, Brown-out	
Reset Requirements	284
Temperature and Voltage Specifications	279
Assembler	
MPASM Assembler	262

#### В

Block Diagrams	
12-Bit A/D Converter	210
12-Bit A/D Converter Analog Input Model	223
16-Bit Timer1	
32-Bit Timer Mode	145
Accessing Program Memory with	
Table Instructions	65
CALL Stack Frame	63
CLC Logic Function Combinatorial Options	196
CLCx Input Source Selection	197
CLCx Module	195
Comparator Module	235
Comparator Voltage Reference	
CPU Programmer's Model	37
CTMU Connections and Internal Configuration for	
Capacitance Measurement	242
CTMU Connections and Internal Configuration for	
Pulse Delay Generation	243
CTMU Connections and Internal Configuration for	
Time Measurement	242
Data Access from Program Space	
Address Generation	64
Data EEPROM Addressing with TBLPAG and	
NVM Registers	
Dual 16-Bit Timer Mode	
High/Low-Voltage Detect (HLVD)	207
Individual Comparator Configurations	236
Input Capture x	
MCCPx/SCCPx Timer Clock Generator	
MSSPx (I <sup>2</sup> C Master Mode)	161
MSSPx (I <sup>2</sup> C Mode)	
MSSPx (SPI Mode)	
On-Chip Regulator Connections	257

Output Compare x	146
PIC24F CPU Core	
PIC24FV16KM204 Family (General)	19
PSV Operation	
Reset System	
RTCC Module	181
Serial Resistor	132
Shared I/O Port Structure	137
Simplified Single DAC	229
Simplified UARTx	173
Single Operational Amplifier	233
SPI Master/Slave Connection	160
System Clock	121
Timer Clock Generator	144
Watchdog Timer (WDT)	258
Brown-out Reset	
Trip Points	

#### С

C Compilers	
MPLAB C18	262
Capture/Compare/PWM/Timer	
Auxiliary Output	
General Purpose Timer	144
Input Capture Mode	147
Output Compare Mode	146
Synchronization Sources	152
Time Base Generator	
Capture/Compare/PWM/Timer (MCCP, SCCP)	143
Charge Time Measurement Unit. See CTMU. CLC	
Control Registers	198
Code Examples	
'C' Code Sequence for Clock Switching	128
'C' Power-Saving Entry	
Assembly Code Sequence for Clock Switching	
Data EEPROM Bulk Erase	
Data EEPROM Unlock Sequence	
Erasing a Program Memory Row, 'C' Language .	70
Erasing a Program Memory Row,	
Assembly Language	70
I/O Port Write/Read	140
Initiating a Programming Sequence,	
'C' Language	72
Initiating a Programming Sequence,	
Assembly Language	72
Loading the Write Buffers, 'C' Language	71
Loading the Write Buffers, Assembly Language .	
Reading Data EEPROM Using	
TBLRD Command	
Setting the RTCWREN Bit in 'C'	182
Setting the RTCWREN Bit in Assembly	182
Single-Word Erase	
Single-Word Write to Data EEPROM	77
Ultra Low-Power Wake-up Initialization	
Code Protection	259
Comparator	235
Comparator Voltage Reference	
Configuring	
Configurable Logic Cell (CLC)	
Configuration Bits	

#### CPU

ALU	
Control Registers	
Core Registers	
Programmer's Model	
CTMU	
Measuring Capacitance	241
Measuring Time	242
Pulse Generation and Delay	
Customer Change Notification Service	
Customer Notification Service	330
Customer Support	

## D

Data EEPROM Memory	
Erasing	
Operations	75
Programming	
Bulk Erase	77
Reading Data EEPROM	
Single-Word Write	
Programming Control Registers	
NVMADR(U)	75
NVMCON	73
NVMKEY	
Data Memory	
Address Space	13
•	
Width	
Near Data Space	
Organization, Alignment	
SFR Space	
Software Stack	63
Data Space	
Memory Map	43
DC Characteristics	
BOR Trip Points	
Comparator	
Comparator Voltage Reference	
CTMU Current Source	
Data EEPROM Memory	
High/Low-Voltage Detect	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IDLE)	
Internal Voltage Regulator	
Operating Current (IDD)	
Operational Amplifier	
Power-Down Current (IPD)	
Program Memory	
Temperature and Voltage Specifications	
Development Support	
Device Features	
PIC24F16KM104 Family	16
PIC24F16KM204 Family	
PIC24FV16KM104 Family	
PIC24FV16KM204 Family	
Device Overview	
Core Features	
Other Special Features	
Pinout Description	
Dual Operational Amplifier	233

#### Е

Electrical Characteristics	
Absolute Maximum Ratings	265
Thermal Operating Conditions	
Thermal Packaging	
V/F Graphs (PIC24F16KM204)	266
V/F Graphs (PIC24FV16KM204)	266
Equations	
A/D Conversion Clock Period	223
UARTx Baud Rate with BRGH = 0	174
UARTx Baud Rate with BRGH = 1	174
Errata	. 11
Examples	
Baud Rate Error Calculation (BRGH = 0)	174
F	
•	
Flash Program Memory Control Registers	69
Enhanced ICSP Operation	
•	
Programming Algorithm	
Programming Operations	
RTSP Operation	
Table Instructions	. 07
н	
High/Low-Voltage Detect (HLVD)	207
1	
-	
I/O Ports	
Analog Port Pins Configuration	
Analog Selection Registers	
Input Change Notification	
Open-Drain Configuration	
Parallel (PIO)	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	259
Inter-Integrated Circuit. See I <sup>2</sup> C.	
Internet Address	330
Interrupts	
Alternate Interrupt Vector Table (AIVT)	
Control and Status Registers	. 88
Implemented Vectors	
Interrupt Vector Table (IVT)	. 85
Reset Sequence	. 85
Setup Procedures	119
Trap Vectors	. 87
Vector Table	. 86
м	

# Master Synchronous Serial Port (MSSP) 159 Microchip Internet Web Site 330 MPLAB ASM30 Assembler, Linker, Librarian 262 MPLAB Integrated Development 261 MPLAB PM3 Device Programmer 264 MPLAB REAL ICE In-Circuit Emulator System 263 MPLINK Object Linker/MPLIB Object Librarian 262

#### Ν

Near Data Space	 44
Hour Data opuoo	

### 0

On-Chip Voltage Regulator	257
Oscillator Configuration	
Clock Switching	127
Sequence	127
Configuration Bit Values for Clock Selection	122
Control Registers	123
CPU Clocking Scheme	122
Initial Configuration on POR	122
Reference Clock Output	128

## Ρ

Packaging	
Details	300
Marking	297
Power-Saving	135
Power-Saving Features	131
Clock Frequency, Clock Switching	131
Coincident Interrupts	132
Instruction-Based Modes	131
Idle	132
Sleep	131
Retention Regulator (RETREG)	134
Selective Peripheral Control	135
Ultra Low-Power Wake-up	132
Voltage Regulator-Based	134
Retention Sleep Mode	134
Run Mode	134
Sleep Mode	134
Product Identification System	332
Program and Data Memory	
Access Using Table Instructions	65
Program Space Visibility	66
Program and Data Memory Spaces	
Interfacing, Addressing	63
Program Memory	
Address Space	41
Configuration Word Addresses	42
Program Space	
Memory Map	41
Program Verification	259
R	

Reader Response	
Register Maps	
ADC	
ANSEL	
Band Gap Buffer Control	61
CLC1-2	
Clock Control	
Comparator	61
CPU Core	
CTMU	
DAC1	
DAC2	
ICN	
Interrupt Controller	
MCCP1	
MCCP2	
MCCP3	
MSSP1 (I <sup>2</sup> C/SPI)	
MSSP2 (I <sup>2</sup> C/SPI)	
NVM	
Op Amp 1	
Op Amp 2	
Pad Configuration	

PMD	
PORTA	57
PORTB	
PORTC	57
Real-Time Clock and Calendar	
SCCP4	52
SCCP5	53
Timer1	48
UART1	55
UART2	55
Ultra Low-Power Wake-up	62
Registers	
AD1CHITH (A/D Scan Compare Hit,	
High Word)	219
AD1CHITL (A/D Scan Compare Hit, Low Word)	
AD1CHS (A/D Sample Select)	
AD1CON1 (A/D Control 1)	
AD1CON2 (A/D Control 2)	
AD1CON3 (A/D Control 3)	
AD1CON5 (A/D Control 5)	
AD1CSSH (A/D Input Scan Select, High Word)	
AD1CSSL (A/D Input Scan Select, Low Word)	
AD10000 (A/D input ocan beled, Low Word) AD1CTMENH (CTMU Enable, High Word)	
AD1CTMENT (CTMU Enable, Low Word)	
ALCFGRPT (Alarm Configuration)	
	100
ALMINSEC (Alarm Minutes and	400
Seconds Value)	
ALMTHDY (Alarm Month and Day Value)	
ALWDHR (Alarm Weekday and Hours Value)	
AMPxCON (Op Amp x Control)	
ANSA (Analog Selection, PORTA)	
ANSB (Analog Selection, PORTB)	
ANSC (Analog Selection, PORTC)	
CCPxCON1H (CCPx Control 1 High)	
CCPxCON1L (CCPx Control 1 Low)	
CCPxCON2H (CCPx Control 2 High)	
CCPxCON2L (CCPx Control 2 Low)	
CCPxCON3H (CCPx Control 3 High)	
CCPxCON3L (CCPx Control 3 Low)	
CCPxSTATL (CCPx Status)	
CLCxCONH (CLCx Control High)	
CLCxCONL (CLCx Control Low)	198
CLCxGLSL (CLCx Gate Logic Input Select High)	204
CLCxGLSL (CLCx Gate Logic Input Select Low) .	202
CLCxMUX (CLCx Input MUX Select)	200
CLKDIV (Clock Divider)	125
CMSTAT (Comparator Status)	238
CMxCON (Comparator x Control)	237
CORCON (CPU Control)	
CORCON (CPU Core Control)	
CTMUCON1H (CTMU Control 1 High)	
CTMUCON1L (CTMU Control 1 Low)	
CTMUCON2L (CTMU Control 2 Low)	
CVRCON (Comparator Voltage	0
Reference Control)	240
DACxCON (DACx Control)	
DEVID (Device ID)	
DEVID (Device ID)	
FBS (Boot Segment Configuration)	
FGS (General Segment Configuration)	
FICD (In-Circuit Debugger Configuration)	
FOSC (Oscillator Configuration)	
FOSCSEL (Oscillator Selection Configuration)	
FPOR (Reset Configuration)	
FWDT (Watchdog Timer Configuration)	
HLVDCON (High/Low-Voltage Detect Control)	208

IEC0 (Interrupt Enable Control 0)         98           IEC1 (Interrupt Enable Control 1)         99           IEC2 (Interrupt Enable Control 2)         100           IEC3 (Interrupt Enable Control 3)         100           IEC4 (Interrupt Enable Control 4)         101           IEC5 (Interrupt Enable Control 6)         102           IFS0 (Interrupt Flag Status 0)         93           IFS1 (Interrupt Flag Status 1)         94           IFS2 (Interrupt Flag Status 1)         94           IFS2 (Interrupt Flag Status 3)         95           IFS4 (Interrupt Flag Status 4)         96           IFS5 (Interrupt Flag Status 5)         97           IFS6 (Interrupt Control 1)         91           INTCON1 (Interrupt Control 1)         91           INTCON2 (Interrupt Priority Control 0)         103           IPC1 (Interrupt Priority Control 10)         111           IPC12 (Interrupt Priority Control 10)         111           IPC13 (Interrupt Priority Control 16)         114           IPC14 (Interrupt Priority Control 18)         115           IPC16 (Interrupt Priority Control 18)         115           IPC20 (Interrupt Priority Control 20)         117           IPC24 (Interrupt Priority Control 20)         117           IPC24 (Interrupt Priority Co
IEC2 (Interrupt Enable Control 2)         100           IEC3 (Interrupt Enable Control 3)         100           IEC4 (Interrupt Enable Control 5)         102           IEC6 (Interrupt Enable Control 5)         102           IFS0 (Interrupt Enable Control 6)         102           IFS0 (Interrupt Flag Status 0)         93           IFS1 (Interrupt Flag Status 1)         94           IFS2 (Interrupt Flag Status 2)         95           IFS3 (Interrupt Flag Status 2)         95           IFS4 (Interrupt Flag Status 5)         97           IFS6 (Interrupt Control 1)         91           INTCON1 (Interrupt Control 1)         91           INTCON2 (Interrupt Control 1)         92           INTREG (Interrupt Priority Control 1)         104           IPC10 (Interrupt Priority Control 10)         111           IPC12 (Interrupt Priority Control 10)         111           IPC13 (Interrupt Priority Control 12)         112           IPC16 (Interrupt Priority Control 18)         115           IPC19 (Interrupt Priority Control 18)         115           IPC20 (Interrupt Priority Control 20)         117           IPC24 (Interrupt Priority Control 20)         117           IPC26 (Interrupt Priority Control 20)         117           IPC26 (Interrupt Priori
IEC3 (Interrupt Enable Control 3)         100           IEC4 (Interrupt Enable Control 4)         101           IEC5 (Interrupt Enable Control 6)         102           IEC6 (Interrupt Enable Control 6)         102           IFS0 (Interrupt Flag Status 0)         93           IFS1 (Interrupt Flag Status 1)         94           IFS2 (Interrupt Flag Status 2)         95           IFS3 (Interrupt Flag Status 3)         95           IFS4 (Interrupt Flag Status 4)         96           IFS5 (Interrupt Flag Status 5)         97           IFS6 (Interrupt Flag Status 5)         97           INTCON1 (Interrupt Control 1)         91           INTCON2 (Interrupt Control 2)         92           INTTREG (Interrupt Priority Control 0)         103           IPC1 (Interrupt Priority Control 10)         111           IPC12 (Interrupt Priority Control 10)         111           IPC13 (Interrupt Priority Control 15)         113           IPC16 (Interrupt Priority Control 18)         115           IPC20 (Interrupt Priority Control 2)         105           IPC24 (Interrupt Priority C
IEC4 (Interrupt Enable Control 4)       101         IEC5 (Interrupt Enable Control 5)       102         IEC6 (Interrupt Enable Control 6)       102         IFS0 (Interrupt Flag Status 0)       93         IFS1 (Interrupt Flag Status 1)       94         IFS2 (Interrupt Flag Status 2)       95         IFS3 (Interrupt Flag Status 3)       95         IFS4 (Interrupt Flag Status 4)       96         IFS5 (Interrupt Flag Status 6)       97         INTCON1 (Interrupt Control 1)       91         INTCON2 (Interrupt Control 2)       92         INTREG (Interrupt Control 1)       91         IPC0 (Interrupt Priority Control 10)       103         IPC1 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 10)       111         IPC13 (Interrupt Priority Control 12)       112         IPC14 (Interrupt Priority Control 15)       113         IPC19 (Interrupt Priority Control 20)       117         IPC2 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 3)       106         IPC2 (Interrupt Priority Control 3)       106         IPC2 (Interrupt Priority Control 7)       110         IPC3 (Interrupt Priority Control 7)       108         IPC3 (Interrupt Prior
IEC4 (Interrupt Enable Control 4)       101         IEC5 (Interrupt Enable Control 5)       102         IEC6 (Interrupt Enable Control 6)       102         IFS0 (Interrupt Flag Status 0)       93         IFS1 (Interrupt Flag Status 1)       94         IFS2 (Interrupt Flag Status 2)       95         IFS3 (Interrupt Flag Status 3)       95         IFS4 (Interrupt Flag Status 4)       96         IFS5 (Interrupt Flag Status 6)       97         INTCON1 (Interrupt Control 1)       91         INTCON2 (Interrupt Control 2)       92         INTREG (Interrupt Control 1)       91         IPC0 (Interrupt Priority Control 10)       103         IPC1 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 10)       111         IPC13 (Interrupt Priority Control 12)       112         IPC14 (Interrupt Priority Control 15)       113         IPC19 (Interrupt Priority Control 20)       117         IPC2 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 3)       106         IPC2 (Interrupt Priority Control 3)       106         IPC2 (Interrupt Priority Control 7)       110         IPC3 (Interrupt Priority Control 7)       108         IPC3 (Interrupt Prior
IEC5 (Interrupt Enable Control 5)         102           IEC6 (Interrupt Enable Control 6)         102           IFS0 (Interrupt Flag Status 0)         93           IFS1 (Interrupt Flag Status 2)         95           IFS3 (Interrupt Flag Status 2)         95           IFS4 (Interrupt Flag Status 3)         95           IFS4 (Interrupt Flag Status 3)         95           IFS5 (Interrupt Flag Status 5)         97           IS6 (Interrupt Flag Status 5)         97           INTCON1 (Interrupt Control 1)         91           INTCON2 (Interrupt Control 1)         91           INTCON2 (Interrupt Control 1)         92           INTREG (Interrupt Priority Control 1)         104           IPC10 (Interrupt Priority Control 10)         113           IPC12 (Interrupt Priority Control 10)         111           IPC13 (Interrupt Priority Control 15)         113           IPC16 (Interrupt Priority Control 18)         115           IPC3 (Interrupt Priority Control 20)         117           IPC2 (Interrupt Priority Control 20)         117           IPC2 (Interrupt Priority Control 20)         117           IPC3 (Interrupt Priority Control 20)         117           IPC4 (Interrupt Priority Control 5)         108           IPC4 (Interrupt Priority Contro
IEC6 (Interrupt Enable Control 6)         102           IFS0 (Interrupt Flag Status 0)         93           IFS1 (Interrupt Flag Status 1)         94           IFS2 (Interrupt Flag Status 2)         95           IFS3 (Interrupt Flag Status 3)         95           IFS4 (Interrupt Flag Status 4)         96           IFS5 (Interrupt Flag Status 5)         97           IFS6 (Interrupt Flag Status 6)         97           INTCON1 (Interrupt Control 1)         91           INTCON2 (Interrupt Control 2)         92           INTREG (Interrupt Priority Control 0)         103           IPC1 (Interrupt Priority Control 1)         104           IPC10 (Interrupt Priority Control 10)         111           IPC12 (Interrupt Priority Control 10)         111           IPC13 (Interrupt Priority Control 15)         113           IPC16 (Interrupt Priority Control 18)         115           IPC20 (Interrupt Priority Control 2)         105           IPC3 (Interrupt Priority Control 3)         106           IPC4 (Interrupt Prio
IFS0 (Interrupt Flag Status 0)       93         IFS1 (Interrupt Flag Status 1)       94         IFS2 (Interrupt Flag Status 2)       95         IFS3 (Interrupt Flag Status 3)       95         IFS4 (Interrupt Flag Status 5)       97         IFS6 (Interrupt Flag Status 6)       97         INTCON1 (Interrupt Control 1)       91         INTCON2 (Interrupt Control 2)       92         INTREG (Interrupt Control 2)       92         INTREG (Interrupt Priority Control 0)       103         IPC1 (Interrupt Priority Control 1)       104         IPC10 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 10)       113         IPC16 (Interrupt Priority Control 15)       113         IPC19 (Interrupt Priority Control 16)       114         IPC20 (Interrupt Priority Control 2)       105         IPC20 (Interrupt Priority Control 2)       105         IPC20 (Interrupt Priority Control 2)       117         IPC3 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC3 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 7)       110         MINSEC (RTCC Month and Day Value)       187         NVMCON (Flash M
IFS1 (Interrupt Flag Status 1)       94         IFS2 (Interrupt Flag Status 2)       95         IFS3 (Interrupt Flag Status 3)       95         IFS4 (Interrupt Flag Status 4)       96         IFS5 (Interrupt Flag Status 5)       97         IFS6 (Interrupt Flag Status 6)       97         INTCON1 (Interrupt Control 1)       91         INTCON2 (Interrupt Control 2)       92         INTREG (Interrupt Control and Status)       118         IPC0 (Interrupt Priority Control 0)       103         IPC1 (Interrupt Priority Control 1)       104         IPC10 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 10)       111         IPC13 (Interrupt Priority Control 12)       112         IPC16 (Interrupt Priority Control 15)       113         IPC16 (Interrupt Priority Control 18)       115         IPC19 (Interrupt Priority Control 20)       117         IPC20 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 7)       110         IPC4 (Interrupt Priority Control 7)       108 <td< td=""></td<>
IFS2 (Interrupt Flag Status 2)       95         IFS3 (Interrupt Flag Status 3)       95         IFS4 (Interrupt Flag Status 4)       96         IFS5 (Interrupt Flag Status 5)       97         IFS6 (Interrupt Flag Status 6)       97         INTCON1 (Interrupt Control 1)       91         INTCON2 (Interrupt Control 2)       92         INTTREG (Interrupt Control 0)       103         IPC1 (Interrupt Priority Control 0)       103         IPC1 (Interrupt Priority Control 10)       111         IPC10 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 12)       112         IPC16 (Interrupt Priority Control 15)       113         IPC2 (Interrupt Priority Control 16)       114         IPC3 (Interrupt Priority Control 18)       115         IPC2 (Interrupt Priority Control 2)       105         IPC24 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       188         MTHDY (RTCC Month and Day Value)       187         NVMCON
IFS3 (Interrupt Flag Status 3)       95         IFS4 (Interrupt Flag Status 4)       96         IFS5 (Interrupt Flag Status 5)       97         IFS6 (Interrupt Flag Status 6)       97         INTCON1 (Interrupt Control 1)       91         INTCON2 (Interrupt Control 2)       92         INTREG (Interrupt Control 0)       103         IPC1 (Interrupt Priority Control 0)       103         IPC1 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 10)       111         IPC13 (Interrupt Priority Control 12)       112         IPC16 (Interrupt Priority Control 15)       113         IPC19 (Interrupt Priority Control 18)       115         IPC20 (Interrupt Priority Control 20)       117         IPC20 (Interrupt Priority Control 20)       117         IPC20 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 20)       117         IPC4 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       183
IFS4 (Interrupt Flag Status 4)       96         IFS5 (Interrupt Flag Status 5)       97         IFS6 (Interrupt Flag Status 6)       97         INTCON1 (Interrupt Control 1)       91         INTCON2 (Interrupt Control 2)       92         INTREG (Interrupt Control 0)       103         IPC1 (Interrupt Priority Control 0)       103         IPC1 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 10)       111         IPC13 (Interrupt Priority Control 12)       112         IPC16 (Interrupt Priority Control 15)       113         IPC16 (Interrupt Priority Control 16)       114         IPC19 (Interrupt Priority Control 18)       115         IPC20 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       183
IFS4 (Interrupt Flag Status 4)       96         IFS5 (Interrupt Flag Status 5)       97         IFS6 (Interrupt Flag Status 6)       97         INTCON1 (Interrupt Control 1)       91         INTCON2 (Interrupt Control 2)       92         INTREG (Interrupt Control 0)       103         IPC1 (Interrupt Priority Control 0)       103         IPC1 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 10)       111         IPC13 (Interrupt Priority Control 12)       112         IPC16 (Interrupt Priority Control 15)       113         IPC16 (Interrupt Priority Control 16)       114         IPC19 (Interrupt Priority Control 18)       115         IPC20 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       183
IFS5 (Interrupt Flag Status 5)       97         IFS6 (Interrupt Flag Status 6)       97         INTCON1 (Interrupt Control 1)       91         INTCON2 (Interrupt Control 2)       92         INTREG (Interrupt Priority Control 0)       103         IPC1 (Interrupt Priority Control 1)       104         IPC10 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 12)       112         IPC15 (Interrupt Priority Control 15)       113         IPC16 (Interrupt Priority Control 16)       114         IPC19 (Interrupt Priority Control 18)       115         IPC20 (Interrupt Priority Control 2)       105         IPC20 (Interrupt Priority Control 20)       117         IPC20 (Interrupt Priority Control 20)       117         IPC20 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 20)       117         IPC4 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       183         MTHDY (RTCC Month and Day Value)       174
IFS6 (Interrupt Flag Status 6)       97         INTCON1 (Interrupt Control 1)       91         INTCON2 (Interrupt Control 2)       92         INTREG (Interrupt Control 2)       92         INTREG (Interrupt Priority Control 0)       103         IPC1 (Interrupt Priority Control 1)       104         IPC10 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 12)       112         IPC15 (Interrupt Priority Control 15)       113         IPC16 (Interrupt Priority Control 16)       114         IPC19 (Interrupt Priority Control 18)       115         IPC19 (Interrupt Priority Control 2)       105         IPC20 (Interrupt Priority Control 20)       117         IPC24 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 20)       117         IPC4 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       183         MTHDY (RTCC Month and Day Value)       174     <
INTCON1 (Interrupt Control 1)91INTCON2 (Interrupt Control 2)92INTTREG (Interrupt Priority Control 0)103IPC0 (Interrupt Priority Control 1)104IPC10 (Interrupt Priority Control 10)111IPC12 (Interrupt Priority Control 12)112IPC15 (Interrupt Priority Control 15)113IPC16 (Interrupt Priority Control 16)114IPC18 (Interrupt Priority Control 18)115IPC19 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 20)117IPC24 (Interrupt Priority Control 20)117IPC24 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)187NVMCON (Flash Memory Control)74OSCCON (Oscillator Control)123OSCTUN (FRC Oscillator Tune)126PADCFG1 (Pad Configuration Control)171RCFGCAL (RTCC Calibration and Configuration)183RCON (Reset Control)80REFOCON (Reference Oscillator Control)129RTCCSWT (RTCC Control/Sample Window Timer)191
INTCON2 (Interrupt Control 2)92INTTREG (Interrupt Control and Status)118IPC0 (Interrupt Priority Control 0)103IPC1 (Interrupt Priority Control 1)104IPC10 (Interrupt Priority Control 10)111IPC12 (Interrupt Priority Control 12)112IPC15 (Interrupt Priority Control 15)113IPC16 (Interrupt Priority Control 16)114IPC18 (Interrupt Priority Control 17)116IPC2 (Interrupt Priority Control 18)115IPC19 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 20)117IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Month and Day Value)187NVMCON (Flash Memory Control)74OSCCUN (Scillator Control)123OSCTUN (FRC Oscillator Tune)123OSCTUN (FRC Oscillator Tune)123OSCTUN (Reference Oscillator Control)129RTCCSWT (RTCC Control/Sample80REFOCON (Reference Oscillator Control)129RTCCSWT (RTCC Control/Sample191
INTTREG (Interrupt Control and Status)118IPC0 (Interrupt Priority Control 0)103IPC1 (Interrupt Priority Control 1)104IPC10 (Interrupt Priority Control 10)111IPC12 (Interrupt Priority Control 12)112IPC15 (Interrupt Priority Control 15)113IPC16 (Interrupt Priority Control 16)114IPC18 (Interrupt Priority Control 18)115IPC19 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 20)117IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)187NVMCON (Flash Memory Control)74OSCCUN (Scillator Control)123OSCTUN (FRC Oscillator Tune)126PADCFG1 (Pad Configuration Control)171RCFGCAL (RTCC Calibration and Configuration)183RCON (Reset Control)129RTCCSWT (RTCC Control/Sample Window Timer)191
IPC0 (Interrupt Priority Control 0)103IPC1 (Interrupt Priority Control 1)104IPC10 (Interrupt Priority Control 10)111IPC12 (Interrupt Priority Control 12)112IPC15 (Interrupt Priority Control 15)113IPC16 (Interrupt Priority Control 16)114IPC18 (Interrupt Priority Control 18)115IPC19 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 20)117IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Month and Day Value)187NVMCON (Flash Memory Control)74OSCCUN (Scillator Control)123OSCTUN (FRC Oscillator Tune)123OSCTUN (FRC Calibration80REFOCON (Reference Oscillator Control)129RTCCSWT (RTCC Control/Sample191
IPC1 (Interrupt Priority Control 1)104IPC10 (Interrupt Priority Control 10)111IPC12 (Interrupt Priority Control 12)112IPC15 (Interrupt Priority Control 15)113IPC16 (Interrupt Priority Control 16)114IPC18 (Interrupt Priority Control 18)115IPC19 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 20)117IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)187NVMCON (Flash Memory Control)74OSCCON (Oscillator Control)123OSCTUN (FRC Oscillator Tune)123OSCTUN (FRC Calibration183RCON (Reset Control)80REFOCON (Reference Oscillator Control)129RTCCSWT (RTCC Control/Sample191
IPC1 (Interrupt Priority Control 1)104IPC10 (Interrupt Priority Control 10)111IPC12 (Interrupt Priority Control 12)112IPC15 (Interrupt Priority Control 15)113IPC16 (Interrupt Priority Control 16)114IPC18 (Interrupt Priority Control 18)115IPC19 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 20)117IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)187NVMCON (Flash Memory Control)74OSCCON (Oscillator Control)123OSCTUN (FRC Oscillator Tune)123OSCTUN (FRC Calibration183RCON (Reset Control)80REFOCON (Reference Oscillator Control)129RTCCSWT (RTCC Control/Sample191
IPC10 (Interrupt Priority Control 10)       111         IPC12 (Interrupt Priority Control 12)       112         IPC15 (Interrupt Priority Control 15)       113         IPC16 (Interrupt Priority Control 16)       114         IPC18 (Interrupt Priority Control 18)       115         IPC19 (Interrupt Priority Control 2)       105         IPC20 (Interrupt Priority Control 20)       117         IPC24 (Interrupt Priority Control 24)       117         IPC3 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 7)       110         MINSEC (RTCC Month and Day Value)       183         MTHDY (RTCC Month and Day Value)       123         OSCTUN (Flash Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCGCAL (RTCC Calibration       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       Window Timer)       191 </td
IPC12 (Interrupt Priority Control 12)       112         IPC15 (Interrupt Priority Control 15)       113         IPC16 (Interrupt Priority Control 16)       114         IPC18 (Interrupt Priority Control 18)       115         IPC19 (Interrupt Priority Control 2)       105         IPC20 (Interrupt Priority Control 20)       117         IPC24 (Interrupt Priority Control 20)       117         IPC3 (Interrupt Priority Control 24)       117         IPC3 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 6)       109         IPC7 (Interrupt Priority Control 7)       110         MINSEC (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Scillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADEFG1 (Pad Configuration Control)       171         RCGCAL (RTCC Calibration       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       Window Timer)       191
IPC15 (Interrupt Priority Control 15)113IPC16 (Interrupt Priority Control 16)114IPC18 (Interrupt Priority Control 18)115IPC19 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 20)117IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)187NVMCON (Flash Memory Control)74OSCCON (Oscillator Control)123OSCTUN (FRC Oscillator Tune)126PADCFG1 (Pad Configuration Control)171RCFGCAL (RTCC Calibration80REFOCON (Reference Oscillator Control)129RTCCSWT (RTCC Control/Sample191
IPC16 (Interrupt Priority Control 16)114IPC18 (Interrupt Priority Control 18)115IPC19 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 2)105IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)188MTHDY (RTCC Month and Day Value)187NVMCON (Flash Memory Control)74OSCCON (Oscillator Control)123OSCTUN (FRC Oscillator Tune)126PADCFG1 (Pad Configuration Control)171RCFGCAL (RTCC Calibration80REFOCON (Reference Oscillator Control)129RTCCSWT (RTCC Control/Sample191
IPC18 (Interrupt Priority Control 18)115IPC19 (Interrupt Priority Control 19)116IPC2 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 20)117IPC3 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)188MTHDY (RTCC Month and Day Value)187NVMCON (Flash Memory Control)69NVMCON (Scillator Control)123OSCTUN (FRC Oscillator Tune)126PADCFG1 (Pad Configuration Control)171RCFGCAL (RTCC Calibration183RCON (Reset Control)80REFOCON (Reference Oscillator Control)129RTCCSWT (RTCC Control/Sample191
IPC19 (Interrupt Priority Control 19)116IPC2 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 20)117IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)188MTHDY (RTCC Month and Day Value)187NVMCON (Flash Memory Control)69NVMCON (Nonvolatile Memory Control)123OSCTUN (FRC Oscillator Tune)126PADCFG1 (Pad Configuration Control)171RCFGCAL (RTCC Calibration and Configuration)183RCON (Reset Control)129RTCCSWT (RTCC Control/Sample Window Timer)191
IPC2 (Interrupt Priority Control 2)105IPC20 (Interrupt Priority Control 20)117IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)188MTHDY (RTCC Month and Day Value)187NVMCON (Flash Memory Control)69NVMCON (Nonvolatile Memory Control)123OSCTUN (FRC Oscillator Tune)126PADCFG1 (Pad Configuration Control)171RCFGCAL (RTCC Calibration80REFOCON (Reference Oscillator Control)129RTCCSWT (RTCC Control/Sample191
IPC20 (Interrupt Priority Control 20)       117         IPC24 (Interrupt Priority Control 24)       117         IPC3 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 5)       108         IPC7 (Interrupt Priority Control 6)       109         IPC7 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       188         MTHDY (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       Window Timer)
IPC20 (Interrupt Priority Control 20)       117         IPC24 (Interrupt Priority Control 24)       117         IPC3 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 5)       108         IPC7 (Interrupt Priority Control 6)       109         IPC7 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       188         MTHDY (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       Window Timer)
IPC24 (Interrupt Priority Control 24)117IPC3 (Interrupt Priority Control 3)106IPC4 (Interrupt Priority Control 4)107IPC5 (Interrupt Priority Control 5)108IPC6 (Interrupt Priority Control 6)109IPC7 (Interrupt Priority Control 7)110MINSEC (RTCC Minutes and Seconds Value)188MTHDY (RTCC Month and Day Value)187NVMCON (Flash Memory Control)69NVMCON (Nonvolatile Memory Control)123OSCTUN (FRC Oscillator Tune)126PADCFG1 (Pad Configuration Control)171RCFGCAL (RTCC Calibrationand Configuration)and Configuration)183RCON (Reset Control)129RTCCSWT (RTCC Control/Sample191
IPC3 (Interrupt Priority Control 3)       106         IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 5)       109         IPC7 (Interrupt Priority Control 6)       109         IPC7 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       188         MTHDY (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       Window Timer)       191
IPC4 (Interrupt Priority Control 4)       107         IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 6)       109         IPC7 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       188         MTHDY (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       191
IPC5 (Interrupt Priority Control 5)       108         IPC6 (Interrupt Priority Control 6)       109         IPC7 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       188         MTHDY (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       191
IPC6 (Interrupt Priority Control 6)       109         IPC7 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       188         MTHDY (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       191
IPC7 (Interrupt Priority Control 7)       110         MINSEC (RTCC Minutes and Seconds Value)       188         MTHDY (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       191
MINSEC (RTCC Minutes and Seconds Value)       188         MTHDY (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       Window Timer)       191
MINSEC (RTCC Minutes and Seconds Value)       188         MTHDY (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       Window Timer)       191
MTHDY (RTCC Month and Day Value)       187         NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       Window Timer)       191
NVMCON (Flash Memory Control)       69         NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       191
NVMCON (Nonvolatile Memory Control)       74         OSCCON (Oscillator Control)       123         OSCTUN (FRC Oscillator Tune)       126         PADCFG1 (Pad Configuration Control)       171         RCFGCAL (RTCC Calibration       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       191
OSCCON (Oscillator Control)
OSCTUN (FRC Oscillator Tune)
PADCFG1 (Pad Configuration Control)171 RCFGCAL (RTCC Calibration and Configuration)
RCFGCAL (RTCC Calibration         and Configuration)       183         RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       191
and Configuration)
RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       191
RCON (Reset Control)       80         REFOCON (Reference Oscillator Control)       129         RTCCSWT (RTCC Control/Sample       191
REFOCON (Reference Oscillator Control)
RTCCSWT (RTCC Control/Sample Window Timer)191
Window Timer)191
RTCPWC (RTCC Configuration 2) 185
RICPWC (RICC Confiduration 2) 185
SR (ALU STATUS)
SSPxADD (MSSPx Slave Address/Baud
Rate Generator)170
SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode)166
SSPxCON1 (MSSPx Control 1, SPI Mode)165
SSPxCON1 (MSSPx Control 1, SPI Mode)165 SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode)167
SSPxCON1 (MSSPx Control 1, SPI Mode)165 SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode)167 SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode)169
SSPxCON1 (MSSPx Control 1, SPI Mode)165 SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode)167 SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode)169 SSPxCON3 (MSSPx Control 3, SPI Mode)168
SSPxCON1 (MSSPx Control 1, SPI Mode)
SSPxCON1 (MSSPx Control 1, SPI Mode)165 SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode)167 SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode)169 SSPxCON3 (MSSPx Control 3, SPI Mode)168

T1CON (Timer1 Control)	142
ULPWUCON (ULPWU Control)	133
UxMODE (UARTx Mode)	
UxRXREG (UARTx Receive)	
UxSTA (UARTx Status and Control)	
UxTXREG (UARTx Transmit)	
WKDYHR (RTCC Weekday and Hours Value)	188
YEAR (RTCC Year Value)	
Resets	
Brown-out Reset (BOR)	83
Clock Source Selection	82
Delay Times	82
Device Times	82
Low Power BOR (LPBOR)	83
RCON Flag Operation	81
SFR States	83
Retention Regulator (RETREG)	134
Revision History	323
RTCC	181
Alarm Configuration	192
Alarm Mask Settings (figure)	193
ALRMVAL Register Mappings	189
Calibration	192
Module Registers	182
Mapping	182
Clock Source Selection	182
Write Lock	182
Power Control	193
RTCVAL Register Mappings	187
Source Clock	181

## S

Serial Peripheral Interface. See SPI Mode. SFR Space Software Simulator (MPLAB SIM) Software Stack SPI Mode I/O Pin Configuration	. 263 63
т	
Timer1 Timing Diagrams	. 141
A/D Conversion	295
Brown-out Reset Characteristics	. 284
Capture/Compare/PWM (MCCPx, SCCPx)	285
CLKO and I/O Timing	282
Example SPI Master Mode (CKE = 0)	286
Example SPI Master Mode (CKE = 1)	. 287
Example SPI Slave Mode (CKE = 0)	. 288
Example SPI Slave Mode (CKE = 1)	289
External Clock	280
I <sup>2</sup> C Bus Data	290
I <sup>2</sup> C Bus Start/Stop Bits	
MSSPx I <sup>2</sup> C Bus Data	
MSSPx I <sup>2</sup> C Bus Start/Stop Bits	292
Reset, Watchdog Timer. Oscillator Start-up Timer,	
Power-up Timer Characteristics	283

Timing Requirements A/D Conversion	
Capture/Compare/PWM (MCCPx, SCCPx)	
CLKO and I/O	282
Comparator	285
Comparator Voltage Reference Settling Time	285
External Clock	280
I <sup>2</sup> C Bus Data (Slave Mode)	291
I <sup>2</sup> C Bus Data Requirements (Master Mode)	293
I <sup>2</sup> C Bus Start/Stop Bits (Master Mode)	292
I <sup>2</sup> C Bus Start/Stop Bits (Slave Mode)	290
PLL Clock Specifications	281
SPI Mode (Master Mode, CKE = 0)	286
SPI Mode (Master Mode, CKE = 1)	287
SPI Mode (Slave Mode, CKE = 0)	288
SPI Slave Mode (CKE = 1)	

## 

UARI
Baud Rate Generator (BRG) 174
Break and Sync Transmit Sequence 175
IrDA Support 175
Operation of UxCTS and UxRTS Control Pins 175
Receiving in 8-Bit or 9-Bit Data Mode 175
Transmitting in 8-Bit Data Mode 175
Transmitting in 9-Bit Data Mode 175
Universal Asynchronous Receiver
Transmitter (UART) 173
V
Voltage Regulator (VREG) 134
W
Watchdog Timer (WDT) 257
Windowed Operation 258
WWW Address

WWW, On-Line Support ..... 11

NOTES:

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent
FION	n: Name	
	Company Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC24FV16KM204 Family	Literature Number: DS33030A
Ques	stions:	
1. V	What are the best features of this document?	
2. H	How does this document meet your hardware and softwa	re development needs?
-		
- 3. [	Do you find the organization of this document easy to follow? If not, why?	
-		
4. V	. What additions to the document do you think would enhance the structure and subject?	
-		
5. V	. What deletions from the document could be made without affecting the overall usefulness?	
-		
6. I	Is there any incorrect or misleading information (what and where)?	
-		
7. H	How would you improve this document?	
-		

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count —— Tape and Reel Fl	amilyy Size (Kbytes)	<ul> <li>Examples:</li> <li>a) PIC24FV16KM204-I/ML: Wide voltage range, General Purpose, 16-Kbyte program memory, 44-pin, Industrial temp., QFN package</li> <li>b) PIC24F08KM102-I/SS: Standard voltage range, General Purpose with reduced feature set, 8-Kbyte program memory, 28-pin, Industrial temp., SSOP package</li> </ul>
Architecture Flash Memory Family	<ul> <li>24 = 16-bit modified Harvard without DSP</li> <li>F = Standard voltage range Flash program memory</li> </ul>	
Product Group	<ul> <li>FV = Wide voltage range Flash program memory</li> <li>KM2 = General Purpose PIC24F Lite Microcontroller</li> <li>KM1 = General Purpose PIC24F Lite Microcontroller with Reduced Feature Set</li> </ul>	
Pin Count	01 = 20-pin 02 = 28-pin 04 = 44-pin	
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial) E = $-40^{\circ}$ C to $+125^{\circ}$ C (Extended)	
Package	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Reprinted on recycled paper.

ISBN: 978-1-62076-994-2

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

**Advance Information** 

11/29/12