



### 20-Pin Flash, 8-Bit Microcontrollers with XLP Technology

#### High-Performance RISC CPU:

- C Compiler Optimized Architecture
- Only 49 Instructions
- · Operating Speed:
  - DC 20 MHz clock input
  - DC 200 ns instruction cycle
- Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- Direct, Indirect and Relative Addressing modes:
- Two full 16-bit File Select Registers (FSRs)
- FSRs can read program and data memory

#### Flexible Oscillator Structure:

- 16 MHz Internal Oscillator Block:
- Factory calibrated to ±1%, typical
- Software selectable frequency range from 16 MHz to 31 kHz
- · 31 kHz Low-Power Internal Oscillator
- Three External Clock modes up to 20 MHz

#### **Special Microcontroller Features:**

- Operating Voltage Range:
- 1.8V to 3.6V (PIC16LF1508/9)
- 2.3V to 5.5V (PIC16F1508/9)
- Self-Programmable under Software Control
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Programmable Low-Power Brown-out Reset (LPBOR)
- Extended Watchdog Timer (WDT):
- Programmable period from 1 ms to 256s
- Programmable Code Protection
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via Two Pins
- Enhanced Low-Voltage Programming (LVP)
- In-Circuit Debug (ICD) via Two Pins
- Power-Saving Sleep mode:
  - Low-Power Sleep mode
- Low-Power BOR (LPBOR)
- Integrated Temperature Indicator
- 128 Bytes High-Endurance Flash
- 100,000 write Flash endurance (minimum)

#### Memory:

- Up to 8 Kwords Linear Program Memory Addressing
- · Up to 512 bytes Linear Data Memory Addressing
- High-Endurance Flash Data Memory (HEF)
  - 128 bytes if nonvolatile data storage
  - 100k erase/write cycles

#### eXtreme Low-Power (XLP) Features(PIC16LF1508/9):

- Sleep Current:
- 20 nA @ 1.8V, typical
- Watchdog Timer Current:
  260 nA @ 1.8V, typical
- Operating Current:
- 30 μA/MHz @ 1.8V, typical
- · Secondary Oscillator Current:
  - 700 nA @ 32 kHz, 1.8V, typical

#### **Peripheral Features:**

- Analog-to-Digital Converter (ADC):
  - 10-bit resolution
  - 12 external channels
  - Three internal channels:
  - Fixed Voltage Reference
  - Digital-to-Analog Converter (DAC)
  - Temperature Indicator channel
  - Auto acquisition capability
  - Conversion available during Sleep
- 5-Bit Digital-to-Analog Converter (DAC):
  - Output available externally
  - Positive reference selection
  - Internal connections to comparators and ADC
- Two Comparators:
- Rail-to-rail inputs
- Power mode control
- Software controllable hysteresis
- · Voltage Reference:
  - 1.024V Fixed Voltage Reference (FVR) with 1x, 2x and 4x Gain output levels
- 18 I/O Pins (1 Input-only Pin):
  - High current sink/source 25 mA/25 mA
  - Individually programmable weak pull-ups
  - Individually programmable Interrupt-on-Change (IOC) pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
  - 16-bit timer/counter with prescaler
  - External Gate Input mode
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Four 10-bit PWM modules
- Master Synchronous Serial Port (MSSP) with SPI and I<sup>2</sup>C with:
  - 7-bit address masking
  - SMBus/PMBus™ compatibility

### Peripheral Features (Continued):

- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)
  - RS-232, RS-485 and LIN compatible
  - Auto-Baud Detect
  - Auto-wake-up on Start
- Four Configurable Logic Cell (CLC) modules:
  - 16 selectable input source signals
  - Four inputs per module
  - Software control of combinational/sequential logic/state/clock functions
  - AND/OR/XOR/D Flop/D Latch/SR/JK
  - Inputs from external and internal sources
  - Output available to pins and peripherals
  - Operation while in Sleep

- Numerically Controlled Oscillator (NCO):
  - 20-bit accumulator
  - 16-bit increment
  - True linear frequency control
  - High-speed clock input
  - Selectable Output modes
  - Fixed Duty Cycle (FDC) mode
  - Pulse Frequency (PF) mode
- Complementary Waveform Generator (CWG):
  - Eight selectable signal sources
  - Selectable falling and rising edge dead-band control
  - Polarity control
  - Four auto-shutdown sources
  - Multiple input sources: PWM, CLC, NCO

Device	Data Sheet Index	Program Memory Flash (words)	Data SRAM (bytes)	I/O's <sup>(2)</sup>	10-bit ADC (ch)	Comparators	DAC	Timers (8/16-bit)	MWd	EUSART	MSSP (I <sup>2</sup> C/SPI)	CWG	CLC	NCO	Debug <sup>(1)</sup>	XLP
PIC12(L)F1501	(1)	1024	64	6	4	1	1	2/1	4			1	2	1	Н	
PIC16(L)F1503	(2)	2048	128	12	8	2	1	2/1	4		1	1	2	1	Н	
PIC16(L)F1507	(3)	2048	128	18	12			2/1	4			1	2	1	Н	_
PIC16(L)F1508	(4)	4096	256	18	12	2	1	2/1	4	1	1	1	4	1	I/H	Υ
PIC16(L)F1509	(4)	8192	512	18	12	2	1	2/1	4	1	1	1	4	1	I/H	Υ

### PIC12(L)F1501/PIC16(L)F150X FAMILY TYPES


Note 1: Debugging Methods: (I) - Integrated on Chip; (H) - using Debug Header; (E) - using Emulation Header.
2: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)

- 1: DS40001615 PIC12(L)F1501 Data Sheet, 8-Pin Flash, 8-bit Microcontrollers.
- 2: DS40001607 PIC16(L)F1503 Data Sheet, 14-Pin Flash, 8-bit Microcontrollers.
- 3: DS40001586 PIC16(L)F1507 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers.
- 4: DS40001609 PIC16(L)F1508/9 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers.

**Note:** For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.

#### **PIN DIAGRAMS**



### **PIN ALLOCATION TABLE**

IABL	C I.		20 <b>-</b> F	IN ALLOC		IADLL		0(L)F15	00/9)						
ОЛ	20-Pin PDIP/SOIC/SSOP	20-Pin QFN/UQFN	ADC	Reference	Comparator	Timers	EUSART	dssw	ЭМЭ	NCO	CLC	WMd	Interrupt	dn-lluq	Basic
RA0	19	16	AN0	DAC1OUT1	C1IN+					—			IOC	Y	ICSPDAT ICDDAT
RA1	18	15	AN1	VREF+	C1IN0- C2IN0-					—	CLC4IN1		IOC	Y	ICSPCLK ICDCLK
RA2	17	14	AN2	DAC1OUT2	C1OUT	T0CKI	—	—	CWG1FLT	-	CLC1	PWM3	INT/ IOC	Y	-
RA3	4	1		—	—	T1G <sup>(1)</sup>		<u>SS</u> (1)	-	—	CLC1IN0		IOC	Y	MCLR VPP
RA4	3	20	AN3	_	-	SOSCO T1G	l			—			IOC	Y	CLKOUT OSC2
RA5	2	19		—	_	SOSCI T1CKI		_	_	NCO1CLK	_	_	IOC	Y	CLKIN OSC1
RB4	13	10	AN10	-			-	SDA/SDI		_	CLC3IN0	-	IOC	Y	—
RB5	12	9	AN11	_	_	_	RX/DT	_	_	_	CLC4IN0	_	IOC	Y	_
RB6	11	8	_	_	_	_	_	SCL/SCK	_	_	_	—	IOC	Y	_
RB7	10	7		_	_	_	TX/CK	_	_	_	CLC3	_	IOC	Y	_
RC0	16	13	AN4	_	C2IN+	_	_	_	_	_	CLC2	—	_		_
RC1	15	12	AN5	_	C1IN1- C2IN1-	—		-	—	NCO1	-	PWM4	-		-
RC2	14	11	AN6	_	C1IN2- C2IN2-	—	-		_	-	-		-	-	-
RC3	7	4	AN7	_	C1IN3- C2IN3-	—		-	—	—	CLC2IN0	PWM2	-		-
RC4	6	3	—	—	C2OUT	—	—	—	CWG1B	_	CLC4 CLC2IN1	_	—	—	—
RC5	5	2	_	_	_		_	_	CWG1A	_	CLC1 <sup>(1)</sup>	PWM1	_	_	—
RC6	8	5	AN8	—	_		_	SS	_	NCO1 <sup>(1)</sup>	CLC3IN1	—	_	—	_
RC7	9	6	AN9	_	_		_	SDO		_	CLC1IN1	_	_	_	_
Vdd	1	18	_	_	_				_	_	_	—		_	Vdd
Vss	20	17	_	_	_	_	_	_	_	_	_	—	_	_	Vss

#### TABLE 1: 20-PIN ALLOCATION TABLE (PIC16(L)F1508/9)

### TABLE OF CONTENTS

1.0	Device Overview	
2.0	Enhanced Mid-Range CPU	
3.0	Memory Organization	
4.0	Device Configuration	
5.0	Oscillator Module (With Fail-Safe Clock Monitor)	
6.0	Resets	
7.0	Interrupts	
8.0	Power-Down Mode (Sleep)	
9.0	Watchdog Timer (WDT)	
10.0	Flash Program Memory Control	
11.0	I/O Ports	106
12.0	Interrupt-On-Change	119
13.0	Fixed Voltage Reference (FVR)	
14.0	Temperature Indicator Module	
15.0	Analog-to-Digital Converter (ADC) Module	
16.0	5-Bit Digital-to-Analog Converter (DAC) Module	
17.0	Comparator Module	
18.0	Timer0 Module	
19.0	Timer1 Module with Gate Control	
	Timer2 Module	
	Master Synchronous Serial Port (MSSP) Module	
22.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
23.0	Pulse-Width Modulation (PWM) Module	
24.0	Configurable Logic Cell (CLC)	
25.0	Numerically Controlled Oscillator (NCO) Module	
26.0	Complementary Waveform Generator (CWG) Module	
27.0	In-Circuit Serial Programming™ (ICSP™)	
28.0	Instruction Set Summary	
29.0		
30.0	DC and AC Characteristics Graphs and Charts	
31.0	Development Support	
	Packaging Information	
Appe	ndix A: Data Sheet Revision History	
The N	Microchip Website	
	omer Change Notification Service	
	omer Support	
Produ	uct Identification System	

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**


Register on our website at www.microchip.com to receive the most current information on all of our products.


#### 1.0 DEVICE OVERVIEW

The block diagram of these devices are shown in Figure 1-1, the available peripherals are shown in Table 1-1, and the pinout descriptions are shown in Table 1-2.

TABLE 1-1:	DEVICE PERIPHERAL SUMMARY
------------	---------------------------

Peripheral		PIC12(L)F1501	PIC16(L)F1503	PIC16(L)F1507	PIC16(L)F1508	PIC16(L)F1509
Analog-to-Digital Converter (A	ADC)	•	•	•	•	•
Complementary Wave Generation	ator (CWG)	•	•	•	٠	•
Digital-to-Analog Converter (I	DAC)	٠	•		٠	•
Enhanced Universal Synchronous/Asynchronous Transmitter (EUSART)				٠	•	
Fixed Voltage Reference (FV	R)	٠	•	•	٠	•
Numerically Controlled Oscilla	٠	•	•	٠	•	
Temperature Indicator	٠	•	•	٠	•	
Comparators						
	C1	•	•		٠	•
	C2		•		•	•
Configurable Logic Cell (CLC	:)					
	CLC1	•	•	•	•	•
	CLC2	•	•	•	٠	•
	CLC3				٠	•
	CLC4				•	•
Master Synchronous Serial P	orts					
	MSSP1		•		•	•
PWM Modules						
	PWM1	•	•	•	•	•
	PWM2	•	•	•	•	•
	PWM3 PWM4	•	•	•	•	•
	•	•	•	٠	•	
Timers	1					
	Timer0	•	•	•	•	•
	Timer1	•	•	•	•	•
	Timer2	•	•	•	•	•





#### TABLE 1-2:PIC16(L)F1508/9 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description		
RA0/AN0/C1IN+/DAC1OUT1/	RA0	TTL	CMOS	General purpose I/O.		
CSPDAT/ICDDAT	AN0	AN	—	ADC Channel input.		
	C1IN+	AN	_	Comparator positive input.		
	DAC1OUT1	_	AN	Digital-to-Analog Converter output.		
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.		
	ICDDAT	ST	CMOS	In-Circuit Debug data.		
RA1/AN1/CLC4IN1/VREF+/	RA1	TTL	CMOS	General purpose I/O.		
C1IN0-/C2IN0-/ICSPCLK/	AN1	AN	—	ADC Channel input.		
CDCLK	CLC4IN1	ST	_	Configurable Logic Cell source input.		
	VREF+	AN	_	ADC Positive Voltage Reference input.		
	C1IN0-	AN	_	Comparator negative input.		
	C2IN0-	AN	_	Comparator negative input.		
	ICSPCLK	ST		ICSP Programming Clock.		
	ICDCLK	ST		In-Circuit Debug Clock.		
RA2/AN2/C1OUT/DAC1OUT2/	RA2	ST	CMOS	General purpose I/O.		
TOCKI/INT/PWM3/CLC1/	AN2	AN	_	ADC Channel input.		
CWG1FLT	C1OUT	_	CMOS	Comparator output.		
	DAC1OUT2	_	AN	Digital-to-Analog Converter output.		
	T0CKI	ST		Timer0 clock input.		
	INT	ST	_	External interrupt.		
	PWM3	_	CMOS	PWM output.		
	CLC1		CMOS	Configurable Logic Cell source output.		
	CWG1FLT	ST		Complementary Waveform Generator Fault input.		
RA3/CLC1IN0/VPP/T1G <sup>(1)</sup> /SS <sup>(1)</sup> /	RA3	TTL		General purpose input with IOC and WPU.		
MCLR	CLC1IN0	ST	_	Configurable Logic Cell source input.		
	Vpp	ΗV	_	Programming voltage.		
	T1G	ST		Timer1 Gate input.		
	SS	ST	_	Slave Select input.		
	MCLR	ST	_	Master Clear with internal pull-up.		
RA4/AN3/SOSCO/	RA4	TTL	CMOS	General purpose I/O.		
CLKOUT/T1G	AN3	AN	_	ADC Channel input.		
	SOSCO	XTAL	XTAL	Secondary Oscillator Connection.		
	CLKOUT	_	CMOS	Fosc/4 output.		
	T1G	ST		Timer1 Gate input.		
RA5/CLKIN/T1CKI/NCO1CLK/	RA5	TTL	CMOS	General purpose I/O.		
SOSCI	CLKIN	CMOS		External clock input (EC mode).		
	T1CKI	ST	_	Timer1 clock input.		
	NCO1CLK	ST	_	Numerically Controlled Oscillator Clock source input.		
	SOSCI	XTAL	XTAL	Secondary Oscillator Connection.		

HV = High Voltage XTAL = Crystal

= Schmitt Trigger input with levels

TABLE 1-2: PIC16(L)F1508/9 PINOUT DESCRIPTION (
---

Name	Function	Input Type	Output Type	Description
RB4/AN10/CLC3IN0/SDA/SDI	RB4	TTL	CMOS	General purpose I/O.
	AN10	AN	_	ADC Channel input.
	CLC3IN0	ST	_	Configurable Logic Cell source input.
	SDA	l <sup>2</sup> C	OD	I <sup>2</sup> C data input/output.
	SDI	CMOS	_	SPI data input.
RB5/AN11/CLC4IN0/RX/DT	RB5	TTL	CMOS	General purpose I/O.
	AN11	AN		ADC Channel input.
	CLC4IN0	ST		Configurable Logic Cell source input.
	RX	ST		USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
RB6/SCL/SCK	RB6	TTL	CMOS	General purpose I/O.
	SCL	l <sup>2</sup> C	OD	I <sup>2</sup> C clock.
	SCK	ST	CMOS	SPI clock.
RB7/CLC3/TX/CK	RB7	TTL	CMOS	General purpose I/O.
	CLC3	_	CMOS	Configurable Logic Cell source output.
	TX	_	CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
RC0/AN4/CLC2/C2IN+	RC0	TTL	CMOS	General purpose I/O.
	AN4	AN		ADC Channel input.
	CLC2	_	CMOS	Configurable Logic Cell source output.
	C2IN+	AN	_	Comparator positive input.
RC1/AN5/C1IN1-/C2IN1-/PWM4/	RC1	TTL	CMOS	General purpose I/O.
NCO1	AN5	AN	_	ADC Channel input.
	C1IN1-	AN	_	Comparator negative input.
	C2IN1-	AN		Comparator negative input.
	PWM4	_	CMOS	PWM output.
	NCO1	_	CMOS	Numerically Controlled Oscillator is source output.
RC2/AN6/C1IN2-/C2IN2-	RC2	TTL	CMOS	General purpose I/O.
	AN6	AN		ADC Channel input.
	C1IN2-	AN	_	Comparator negative input.
	C2IN2-	AN	_	Comparator negative input.
RC3/AN7/C1IN3-/C2IN3-/PWM2/	RC3	TTL	CMOS	General purpose I/O.
CLC2IN0	AN7	AN	_	ADC Channel input.
	C1IN3-	AN		Comparator negative input.
	C2IN3-	AN	_	Comparator negative input.
	PWM2	—	CMOS	PWM output.
	CLC2IN0	ST	—	Configurable Logic Cell source input.
RC4/C2OUT/CLC2IN1/CLC4/	RC4	TTL	CMOS	General purpose I/O.
CWG1B	C2OUT	_	CMOS	Comparator output.
	CLC2IN1	ST	—	Configurable Logic Cell source input.
	CLC4	—	CMOS	Configurable Logic Cell source output.
	CWG1B	_	CMOS	CWG complementary output.

OS compatible input or  $TTL = TTL \text{ compatible input} ST = Schmitt Trigger input with CMOS levels} I^2C = Schmitt Trigger input with I^2C$ HV = High Voltage XTAL = Crystal levels

#### TABLE 1-2: PIC16(L)F1508/9 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description				
RC5/PWM1/CLC1 <sup>(1)</sup> /	RC5	RC5 TTL CMOS General pu		General purpose I/O.				
CWG1A	PWM1	_	CMOS	PWM output.				
	CLC1	_	CMOS	Configurable Logic Cell source output.				
	CWG1A	_	CMOS	CWG primary output.				
RC6/AN8/NCO1(1)/CLC3IN1/	RC6	TTL	CMOS	General purpose I/O.				
SS	AN8	AN	_	ADC Channel input.				
	NCO1	_	CMOS	Numerically Controlled Oscillator source output.				
	CLC3IN1	ST	_	Configurable Logic Cell source input.				
	SS	ST	_	Slave Select input.				
RC7/AN9/CLC1IN1/SDO	RC7	TTL	CMOS	General purpose I/O.				
	AN9	AN	_	ADC Channel input.				
	CLC1IN1	ST		Configurable Logic Cell source input.				
	SDO		CMOS	SPI data output.				
Vdd	Vdd	Power		Positive supply.				
Vss	Vss	Power	—	Ground reference.				
Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open-Drain								

HV = High Voltage XTAL = Crystal


CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ 

levels

### 2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- · Automatic Interrupt Context Saving
- · 16-level Stack with Overflow and Underflow
- · File Select Registers
- Instruction Set



#### FIGURE 2-1: CORE BLOCK DIAGRAM

#### 2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"**, for more information.

#### 2.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See Section 3.5 "Stack" for more details.

#### 2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.6 "Indirect Addressing"** for more details.

### 2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 28.0 "Instruction Set Summary**" for more details.

### 3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
  - Configuration Words
  - Device ID
  - User ID
  - Flash Program Memory
- Data Memory
  - Core Registers
  - Special Function Registers
  - General Purpose RAM
  - Common RAM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing

#### 3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing a  $32K \times 14$  program memory space. Table 3-1 shows the memory sizes implemented. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (See Figure 3-1).

#### 3.2 High-Endurance Flash

This device has a 128 byte section of high-endurance program Flash memory (PFM) in lieu of data EEPROM. This area is especially well suited for nonvolatile data storage that is expected to be updated frequently over the life of the end product. See Section 10.2 "Flash **Program Memory Overview**" for more information on writing data to PFM. See Section 3.2.1.2 "Indirect Read with FSR" for more information about using the FSR registers to read byte data stored in PFM.


#### TABLE 3-1:DEVICE SIZES AND ADDRESSES


Device	Program Memory Space (Words)	Last Program Memory Address	High-Endurance Flash Memory Address Range <sup>(1)</sup>		
PIC16LF1508 PIC16F1508	4,096	0FFFh	0F80h-0FFFh		
PIC16LF1509 PIC16F1509	8,192	1FFFh	1F80h-1FFFh		

Note 1: High-endurance Flash applies to low byte of each address in the range.



AND STACK FOR PIC16(L)F1508





### 3.2.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

#### 3.2.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1: RETLW INSTRUCTION

constants	
BRW	;Add Index in W to
	<pre>;program counter to</pre>
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_I	NDEX
call constants	
; THE CONSTANT IS	5 IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

#### 3.2.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH operator will set bit<7> if a label points to a location in program memory.

#### EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants			
DW DATA0		;First co	nstant
DW DATA1		;Second c	onstant
DW DATA2			
DW DATA3			
my_function	n		
; LOTS (	OF CODE		
MOVLW D	DATA_INDEX		
ADDLW L	OW constants		
MOVWF F	SR1L		
MOVLW H	IIGH constants	;MSb sets	
		automati	cally
MOVWF F	'SR1H		
BTFSC S	STATUS, C	;carry fr	om ADDLW?
INCF F	'SR1h, f	;yes	
MOVIW 0	[FSR1]		
; THE PROGRA	AM MEMORY IS	IN W	

### 3.3 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-2):

- 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See **Section 3.6 "Indirect Addressing**" for more information.

Data memory uses a 12-bit address. The upper five bits of the address define the Bank address and the lower seven bits select the registers/RAM in that bank.

### 3.3.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses x00h/x08h through x0Bh/x8Bh). These registers are listed below in Table 3-2. For detailed information, see Table 3-8.

TABLE 3-2:	CORE REGISTERS

Addresses	BANKx
x00h or x80h	INDF0
x01h or x81h	INDF1
x02h or x82h	PCL
x03h or x83h	STATUS
x04h or x84h	FSR0L
x05h or x85h	FSR0H
x06h or x86h	FSR1L
x07h or x87h	FSR1H
x08h or x88h	BSR
x09h or x89h	WREG
x0Ah or x8Ah	PCLATH
k0Bh or x8Bh	INTCON

#### 3.3.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- · the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

#### REGISTER 3-1: STATUS: STATUS REGISTER

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 28.0 "Instruction Set Summary").

Note 1: The <u>C</u> and <u>DC</u> bits operate as Borrow and <u>Digit</u> Borrow out bits, respectively, in subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u		
_	_	—	TO	PD	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>		
bit 7							bit 0		
Legend:									
R = Readable b	bit	W = Writable I	bit	U = Unimpler	nented bit, read	as '0'			
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets									
'1' = Bit is set '0' = Bit is cleared q = Value depends on condition									

bit 7-5	Unimplemented: Read as '0'
bit 4	TO: Time-Out bit
	<ul> <li>1 = After power-up, CLRWDT instruction or SLEEP instruction</li> <li>0 = A WDT time-out occurred</li> </ul>
bit 3	PD: Power-Down bit
	<ul> <li>1 = After power-up or by the CLRWDT instruction</li> <li>0 = By execution of the SLEEP instruction</li> </ul>
bit 2	Z: Zero bit
	<ul> <li>1 = The result of an arithmetic or logic operation is zero</li> <li>0 = The result of an arithmetic or logic operation is not zero</li> </ul>
bit 1	DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) <sup>(1)</sup>
	<ul> <li>1 = A carry-out from the 4th low-order bit of the result occurred</li> <li>0 = No carry-out from the 4th low-order bit of the result</li> </ul>
bit 0	C: Carry/Borrow bit <sup>(1)</sup> (ADDWF, ADDLW, SUBLW, SUBWF instructions) <sup>(1)</sup>
	<ul> <li>1 = A carry-out from the Most Significant bit of the result occurred</li> <li>0 = No carry-out from the Most Significant bit of the result occurred</li> </ul>
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the

**Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

#### 3.3.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

#### 3.3.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).

#### 3.3.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.6.2** "Linear Data Memory" for more information.

#### 3.3.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

#### FIGURE 3-2: BANKED MEMORY PARTITIONING

	Rev. 10.00 7/30
7-bit Bank Offset	Memory Region
00h	Core Registers
0Bh	(12 bytes)
0Ch	Special Function Registers
1Fh	(20 bytes maximum)
6Fh	General Purpose RAM (80 bytes maximum)
70h	Common RAM
7Fh	(16 bytes)

#### 3.3.5 DEVICE MEMORY MAPS

The memory maps for Bank 0 through Bank 31 are shown in the tables in this section.

#### TABLE 3-3: PIC16(L)F1508 MEMORY MAP, BANK 0-7

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h		080h		100h		180h		200h		280h		300h		380h	
	Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers
	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	_	30Ch	_	38Ch	_
00Dh 00Eh	PORTB PORTC	08Dh 08Eh	TRISB TRISC	10Dh 10Eh	LATB LATC	18Dh 18Eh	ANSELB ANSELC	20Dh 20Eh	WPUB	28Dh 28Eh		30Dh 30Eh		38Dh 38Eh	
00En 00Fh		08Fh		10En 10Fh		18Fh	ANSELC	20En 20Fh		28Fh		30En 30Fh		38Fh	
010h		090h		110h		190h		210h		290h		310h		390h	
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	PMADRL	211h	SSP1BUF	291h	_	311h	_	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	PMADRH	212h	SSP1ADD	292h	_	312h	_	392h	IOCAN
013h	PIR3	093h	PIE3	113h	CM2CON0	193h	PMDATL	213h	SSP1MSK	293h	_	313h	_	393h	IOCAF
014h	_	094h	_	114h	CM2CON1	194h	PMDATH	214h	SSP1STAT	294h	_	314h	—	394h	IOCBP
015h	TMR0	095h	OPTION REG	115h	CMOUT	195h	PMCON1	215h	SSP1CON1	295h	—	315h	—	395h	IOCBN
016h	TMR1L	096h	PCON	116h	BORCON	196h	PMCON2	216h	SSP1CON2	296h	—	316h	—	396h	IOCBF
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	VREGCON	217h	SSP1CON3	297h	—	317h	_	397h	
018h	T1CON	098h	_	118h	DAC1CON0	198h	_	218h	_	298h	_	318h	_	398h	
019h	T1GCON	099h	OSCCON	119h	DAC1CON1	199h	RCREG	219h	_	299h	—	319h	—	399h	
01Ah	TMR2	09Ah	OSCSTAT	11Ah	—	19Ah	TXREG	21Ah	—	29Ah	—	31Ah	—	39Ah	
01Bh	PR2	09Bh	ADRESL	11Bh	—	19Bh	SPBRG	21Bh	—	29Bh	—	31Bh	—	39Bh	
01Ch	T2CON	09Ch	ADRESH	11Ch	—	19Ch	SPBRGH	21Ch	_	29Ch	—	31Ch	_	39Ch	_
01Dh	—	09Dh	ADCON0	11Dh	APFCON	19Dh	RCSTA	21Dh	—	29Dh	—	31Dh	—	39Dh	—
01Eh	—	09Eh	ADCON1	11Eh	—	19Eh	TXSTA	21Eh	—	29Eh	—	31Eh	—	39Eh	—
01Fh	—	09Fh	ADCON2	11Fh		19Fh	BAUDCON	21Fh	-	29Fh	-	31Fh	_	39Fh	—
020h		0A0h		120h		1A0h		220h		2A0h		320h		3A0h	
	General		General		General										
	Purpose Register		Purpose Register		Purpose Register		Unimplemented Read as '0'								
	80 Bytes		80 Bytes		80 Bytes		Redu as 0		Redu ds 0		Redu ds 0		Redu as 0		Redu ds 0
	00 29,000		00 29,000		00 29,000										
06Fh		0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h		0F0h		170h		1F0h		270h		2F0h	_	370h		3F0h	
	Common DAM		Common RAM		Common RAM		Common RAM		Common RAM		Common RAM		Common RAM		Common RAM
	Common RAM		(Accesses 70h – 7Fh)		(Accesses 70h – 7Fh)		(Accesses 70h – 7Fh)		(Accesses 70h – 7Fh)		(Accesses 70h – 7Fh)		(Accesses 70h – 7Fh)		(Accesses 70h – 7Fh)
07Fh		0FFh	/ // // //	17Fh	/ // //	1FFh	/ // // //	27Fh	/ // //	2FFh	, sit // ii)	37Fh	7.511 71 11)	3FFh	, (11, 11, 11, 11, 11, 11, 11, 11, 11, 1

Legend: = Unimplemented data memory locations, read as '0'.

#### TABLE 3-4: PIC16(L)F1509 MEMORY MAP, BANK 0-7

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	Core Registers (Table 3-2)	080h	Core Registers (Table 3-2)	100h	Core Registers (Table 3-2)	180h	Core Registers (Table 3-2)	200h	Core Registers (Table 3-2)	280h	Core Registers (Table 3-2)	300h	Core Registers (Table 3-2)	380h	Core Registers (Table 3-2)
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	_	30Ch	—	38Ch	_
00Dh	PORTB	08Dh	TRISB	10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	_	30Dh	—	38Dh	—
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	ANSELC	20Eh	_	28Eh	_	30Eh	_	38Eh	_
00Fh	_	08Fh	—	10Fh	_	18Fh	_	20Fh	—	28Fh	—	30Fh	—	38Fh	—
010h	_	090h	_	110h		190h		210h	_	290h	_	310h	—	390h	_
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	PMADRL	211h	SSP1BUF	291h		311h	—	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	PMADRH	212h	SSP1ADD	292h		312h	_	392h	IOCAN
013h	PIR3	093h	PIE3	113h	CM2CON0	193h	PMDATL	213h	SSP1MSK	293h	_	313h	—	393h	IOCAF
014h	—	094h	—	114h	CM2CON1	194h	PMDATH	214h	SSP1STAT	294h	—	314h	—	394h	IOCBP
015h	TMR0	095h	OPTION_REG	115h	CMOUT	195h	PMCON1	215h	SSP1CON1	295h	—	315h	—	395h	IOCBN
016h	TMR1L	096h	PCON	116h	BORCON	196h	PMCON2	216h	SSP1CON2	296h	—	316h	—	396h	IOCBF
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	VREGCON	217h	SSP1CON3	297h	—	317h	—	397h	_
018h	T1CON	098h	—	118h	DAC1CON0	198h	—	218h	—	298h	—	318h	—	398h	—
019h	T1GCON	099h	OSCCON	119h	DAC1CON1	199h	RCREG	219h	-	299h	-	319h	-	399h	—
01Ah	TMR2	09Ah	OSCSTAT	11Ah	—	19Ah	TXREG	21Ah	-	29Ah	—	31Ah	—	39Ah	—
01Bh	PR2	09Bh	ADRESL	11Bh	—	19Bh	SPBRG	21Bh	-	29Bh	—	31Bh	-	39Bh	—
01Ch	T2CON	09Ch	ADRESH	11Ch	_	19Ch	SPBRGH	21Ch	_	29Ch	_	31Ch	_	39Ch	_
01Dh	_	09Dh	ADCON0	11Dh	APFCON	19Dh	RCSTA	21Dh	—	29Dh	—	31Dh	—	39Dh	_
01Eh	—	09Eh	ADCON1	11Eh	—	19Eh	TXSTA	21Eh	—	29Eh	—	31Eh	—	39Eh	_
01Fh	—	09Fh	ADCON2	11Fh	—	19Fh	BAUDCON	21Fh	—	29Fh	—	31Fh	—	39Fh	—
020h	General Purpose Register	0A0h	General Purpose Register	120h	General Purpose Register	1A0h	General Purpose Register	220h	General Purpose Register	2A0h	General Purpose Register	320h	General Purpose Register 16Bytes Unimplemented	3A0h	Unimplemented Read as '0'
06Fh 070h	80 Bytes	0EFh 0F0h	80 Bytes Accesses 70h – 7Fh	16Fh 170h	80 Bytes Accesses 70h – 7Fh	1EFh 1F0h	80 Bytes Accesses 70h – 7Fh	26Fh 270h	80 Bytes Accesses 70h – 7Fh	2EFh 2F0h	80 Bytes Accesses 70h – 7Fh	36Fh 370h	Accesses 70h – 7Fh	3EFh 3F0h	Accesses 70h – 7Fh
07Fh		0FFh	/01-/11	17Fh	7011 - 7111	1FFh	7011 - 7111	27Fh	7011-7111	2FFh	701-711	37Fh	/01-/11	3FFh	7011 - 7111

DS40001609E-page 22

Legend:

= Unimplemented data memory locations, read as '0'.

#### TABLE 3-5: PIC16(L)F1508/9 MEMORY MAP, BANK 8-23

400h			BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
40011	Core Registers	480h	Core Registers	500h	Core Registers	580h	Core Registers	600h	Core Registers	680h	Core Registers	700h	Core Registers	780h	Core Registers
	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)
40Bh		48Bh		50Bh		58Bh		60Bh		68Bh		70Bh		78Bh	
40Ch	_	48Ch	—	50Ch	_	58Ch	_	60Ch	—	68Ch	—	70Ch	—	78Ch	—
40Dh	—	48Dh	—	50Dh	—	58Dh	—	60Dh	—	68Dh	—	70Dh	—	78Dh	—
40Eh	—	48Eh	_	50Eh		58Eh	—	60Eh	—	68Eh	_	70Eh	_	78Eh	_
40Fh		48Fh	_	50Fh		58Fh	—	60Fh	_	68Fh	_	70Fh	_	78Fh	—
410h	_	490h		510h		590h	_	610h	-	690h	-	710h	_	790h	
411h	—	491h	_	511h	—	591h	—	611h	PWM1DCL PWM1DCH	691h	CWG1DBR	711h	—	791h	—
412h 413h		492h 493h		512h 513h		592h 593h		612h 613h	PWM1DCH PWM1CON	692h 693h	CWG1DBF CWG1CON0	712h 713h		792h 793h	
413n 414h		4930 494h		513n 514h		593n 594h		614h	PWM1CON PWM2DCL	693n 694h	CWG1CON0 CWG1CON1	713n 714h		793n 794h	
41411 415h		49411 495h		51411 515h		594n 595h		615h	PWM2DCL PWM2DCH	695h	CWG1CON1 CWG1CON2	71411 715h		79411 795h	
416h		496h		516h		596h		616h	PWM2DCI1 PWM2CON	696h		716h		796h	
417h		497h		517h		597h		617h	PWM3DCL	697h		717h		797h	
418h	_	498h	NCO1ACCL	518h	_	598h	_	618h	PWM3DCH	698h	_	718h	_	798h	_
419h	_	499h	NCO1ACCH	519h		599h	_	619h	PWM3CON	699h		719h		799h	_
41Ah	_	49Ah	NCO1ACCU	51Ah		59Ah	_	61Ah	PWM4DCL	69Ah	_	71Ah	_	79Ah	_
41Bh	_	49Bh	NCO1INCL	51Bh	_	59Bh	_	61Bh	PWM4DCH	69Bh	_	71Bh	_	79Bh	_
41Ch	_	49Ch	NCO1INCH	51Ch	_	59Ch	_	61Ch	PWM4CON	69Ch	_	71Ch		79Ch	_
41Dh		49Dh		51Dh		59Dh		61Dh	_	69Dh	—	71Dh	—	79Dh	
41Eh	—	49Eh	NCO1CON	51Eh		59Eh	_	61Eh	_	69Eh	—	71Eh	—	79Eh	—
41Fh	_	49Fh	NCO1CLK	51Fh		59Fh	_	61Fh	_	69Fh	_	71Fh	_	79Fh	_
420h		4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
47Fh	/ // //	4FFh	7011 7111	57Fh		5FFh	7011 7111	67Fh	/011 /111	6FFh		77Fh	7011 7111	7FFh	
4/FII		4661		57FI		SFFII		07 FI		OFFII		//FII		/	
	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h		880h		900h		980h		A00h		A80h		B00h		B80h	
	Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers
	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)
80Bh		88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh		B8Bh	
80Ch		88Ch		90Ch		98Ch		A0Ch		A8Ch		B0Ch		B8Ch	
	Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented
	Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h		8F0h		970h		9F0h		A70h		AF0h		B70h		BF0h	
	A		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
	Accesses		/10003303												
	70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh

Legend: = Unimplemented data memory locations, read as '0'.

#### TABLE 3-6: PIC16(L)F1508/9 MEMORY MAP, BANK 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	Core Registers (Table 3-2)	C80h	Core Registers (Table 3-2)	D00h	Core Registers (Table 3-2)	D80h	Core Registers (Table 3-2)	E00h	Core Registers (Table 3-2)	E80h	Core Registers (Table 3-2)	F00h	Core Registers (Table 3-2)	F80h	Core Registers (Table 3-2)
C0Bh		C8Bh		D0Bh		D8Bh		E0Bh		E8Bh		F0Bh		F8Bh	
C0Ch	—	C8Ch	—	D0Ch	—	D8Ch	—	E0Ch	_	E8Ch	_	F0Ch		F8Ch	
C0Dh	—	C8Dh	-	D0Dh	—	D8Dh	—	E0Dh	-	E8Dh	_	F0Dh		F8Dh	
C0Eh	—	C8Eh	-	D0Eh	—	D8Eh	—	E0Eh	—	E8Eh	—	F0Eh		F8Eh	
C0Fh	—	C8Fh	—	D0Fh	—	D8Fh	—	E0Fh	—	E8Fh	_	F0Fh		F8Fh	
C10h	—	C90h	—	D10h	—	D90h	—	E10h	—	E90h	_	F10h		F90h	
C11h	—	C91h	—	D11h	—	D91h	—	E11h	—	E91h	_	F11h		F91h	
C12h	—	C92h	—	D12h	—	D92h	—	E12h	_	E92h	_	F12h		F92h	
C13h	—	C93h	—	D13h	—	D93h	—	E13h	_	E93h	_	F13h		F93h	
C14h	—	C94h	-	D14h	—	D94h	—	E14h	-	E94h	_	F14h		F94h	
C15h	—	C95h	—	D15h	—	D95h	—	E15h	—	E95h	_	F15h		F95h	
C16h	—	C96h	—	D16h	—	D96h	—	E16h	_	E96h		F16h		F96h	
C17h	—	C97h	—	D17h	—	D97h	—	E17h	_	E97h		F17h	See Table 3-7 for	F97h	See Table 3-7 for
C18h	—	C98h	—	D18h	—	D98h	—	E18h	_	E98h	_	F18h	register mapping	F98h	register mapping
C19h	—	C99h	—	D19h	—	D99h	—	E19h	_	E99h	_	F19h	details	F99h	details
C1Ah	—	C9Ah	—	D1Ah	—	D9Ah	—	E1Ah	—	E9Ah	—	F1Ah		F9Ah	
C1Bh	—	C9Bh	—	D1Bh	—	D9Bh	—	E1Bh	—	E9Bh	_	F1Bh		F9Bh	
C1Ch	—	C9Ch	—	D1Ch	—	D9Ch	—	E1Ch	_	E9Ch		F1Ch		F9Ch	
C1Dh	—	C9Dh	—	D1Dh	—	D9Dh	—	E1Dh	_	E9Dh		F1Dh		F9Dh	
C1Eh	—	C9Eh	—	D1Eh	—	D9Eh	—	E1Eh	_	E9Eh	_	F1Eh		F9Eh	
C1Fh	—	C9Fh	—	D1Fh	—	D9Fh	—	E1Fh	—	E9Fh	—	F1Fh		F9Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
	Unimplemented Read as '0'														
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h		CF0h		D70h		DF0h		E70h		EF0h		F70h		FF0h	
2.50	Accesses 70h – 7Fh		Accesses 70h – 7Fh												
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

Legend: = Unimplemented data memory locations, read as '0'.

#### TABLE 3-7: PIC16(L)F1508/9 MEMORY MAP, BANK 30-31

F0Ch F0Dh F0Eh F0Fh F10h F11h	
F0Eh F0Fh F10h	-
F0Fh F10h	-
F10h	
	CLCDATA
F11h	CLC1CON
	CLC1POL
F12h	CLC1SEL0
F13h	CLC1SEL1
F14h	CLC1GLS0
F15h	CLC1GLS1
F16h	CLC1GLS2
F17h	CLC1GLS3
F18h	CLC2CON
F19h	CLC2POL
F1Ah	CLC2SEL0
F1Bh	CLC2SEL1
F1Ch	CLC2GLS0
F1Dh	CLC2GLS1
F1Eh	CLC2GLS2
F1Fh	CLC2GLS3
F20h	CLC3CON
F21h	CLC3POL
F22h	CLC3SEL0
F23h	CLC3SEL1
F24h	CLC3GLS0
F25h	CLC3GLS1
F26h	CLC3GLS2
F27h	CLC3GLS3
F270 F28h	CLC4CON
F2011 F29h	CLC4POL
F29h F2Ah	CLC4SEL0
	CLC4SEL1
F2Bh F2Ch	CLC4GLS0
	CLC4GLS0 CLC4GLS1
F2Dh	CLC4GLS1 CLC4GLS2
F2Eh	CLC4GLS2 CLC4GLS3
F2Fh	01040133
F30h	Unimplemented Read as '0'
F6Fh	

	Bank 31
F8Ch	
	Unimplemented Read as '0'
FE3h	
FE4h	STATUS_SHAD
FE5h	WREG_SHAD
FE6h	BSR_SHAD
FE7h	PCLATH_SHAD
FE8h	FSR0L_SHAD
FE9h	FSR0H_SHAD
FEAh	FSR1L_SHAD
FEBh	FSR1H_SHAD
FECh	_
FEDh	STKPTR
FEEh	TOSL
FEFh	TOSH
FEFh	TOSH

Legend:

Unimplemented data memory locations, read as '0'.

### 3.3.6 CORE FUNCTION REGISTERS SUMMARY

The Core Function registers listed in Table 3-8 can be addressed from any Bank.

#### TABLE 3-8: CORE FUNCTION REGISTERS SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
Bank	Bank 0-31											
x00h or x80h	INDF0		this location ical register)		nts of FSR0H	/FSR0L to a	ddress data i	memory		xxxx xxxx	uuuu uuuu	
x01h or x81h	INDF1		this location ical register)		nts of FSR1H	/FSR1L to a	ddress data i	memory		xxxx xxxx	uuuu uuuu	
x02h or x82h	PCL	Program Co	ounter (PC) I	Least Signifi		0000 0000	0000 0000					
x03h or x83h	STATUS	—		С	1 1000	q quuu						
x04h or x84h	FSR0L	Indirect Dat	ta Memory A	0000 0000	uuuu uuuu							
x05h or x85h	FSR0H	Indirect Dat	ta Memory A	ddress 0 Hig	gh Pointer					0000 0000	0000 0000	
x06h or x86h	FSR1L	Indirect Dat	ta Memory A	ddress 1 Lo	w Pointer					0000 0000	uuuu uuuu	
x07h or x87h	FSR1H	Indirect Dat	ta Memory A	ddress 1 Hię	gh Pointer					0000 0000	0000 0000	
x08h or x88h	BSR	—	_	_			BSR<4:0>			0 0000	0 0000	
x09h or x89h	WREG	Working Re	egister		0000 0000	uuuu uuuu						
x0Ahor x8Ah	PCLATH	_	Write Buffer		-000 0000	-000 0000						
x0Bhor x8Bh	INTCON	GIE	PEIE	IOCIF	0000 0000	0000 0000						

Legend: x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

TABLE	3-9: S	PECIAL F	UNCTIO	N REGIS	TER SUI	MMARY			1	1	1			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets			
Bank 0	)													
00Ch	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx			
00Dh	PORTB	RB7	RB6	RB5	RB4	_	_	_	_	xxxx	xxxx			
00Eh	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	xxxx xxxx			
010h		Unimplemen	ted							—	—			
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	—	TMR2IF	TMR1IF	0000 0-00	0000 0-00			
012h	PIR2	OSFIF	C2IF	C1IF	—	BCL1IF	NCO1IF	—	—	00000-	00000-			
013h	PIR3	—	—	—	—	CLC4IF	CLC3IF	CLC2IF	CLC1IF	0000	0000			
014h		Unimplemen	ted							—	—			
015h	TMR0	Holding Reg	ister for the 8-	-bit Timer0 C	ount					xxxx xxxx	uuuu uuuu			
016h	TMR1L	Holding Reg	ister for the L	east Significa	int Byte of the	e 16-bit TMR	1 Count			XXXX XXXX	uuuu uuuu			
017h	TMR1H	Holding Reg	ister for the M	lost Significa	nt Byte of the	16-bit TMR1	Count			xxxx xxxx	uuuu uuuu			
018h	T1CON	TMR1C	CS<1:0>	T1CKF	'S<1:0>	T1OSCEN	T1SYNC	—	TMR10N	0000 00-0	uuuu uu-u			
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	SS<1:0>	0000 0x00	uuuu uxuu			
01Ah	TMR2	Timer2 Modu	ule Register							0000 0000	0000 0000			
01Bh	PR2	Timer2 Perio	od Register							1111 1111	1111 1111			
01Ch	T2CON	_		T2OUTF	PS<3:0>		TMR2ON	T2CK	PS<1:0>	-000 0000	-000 0000			
01Dh to 01Fh	_	Unimplemen	Unimplemented							_	_			
Bank 1														
08Ch	TRISA	—	_	TRISA5	TRISA4	(2)	TRISA2	TRISA1	TRISA0	11 1111	11 1111			
08Dh	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	1111	1111			
08Eh	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111			
08Fh		Unimplemen	ted							—	—			
090h	—	Unimplemen	ted							—	_			
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	_	TMR2IE	TMR1IE	0000 0-00	0000 0-00			
092h	PIE2	OSFIE	C2IE	C1IE	_	BCL1IE	NCO1IE	—	_	000- 00	000- 00			
093h	PIE3	_	_	_	_	CLC4IE	CLC3IE	CLC2IE	CLC1IE	0000	0000			
094h	—	Unimplemen	ted							_	_			
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111			
096h	PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	00-1 11qq	qq-q qquu			
097h	WDTCON	_	—			WDTPS<4:0	>		SWDTEN	01 0110	01 0110			
098h	—	Unimplemen	ted							_	_			
099h	OSCCON	_		IRCF	<3:0>		_	SCS	6<1:0>	-011 1-00	-011 1-00			
09Ah	OSCSTAT	SOSCR	—	OSTS	HFIOFR	—	_	LFIOFR	HFIOFS	0-q000	d-dddd			
09Bh	ADRESL	ADC Result	Register Low							xxxx xxxx	uuuu uuuu			
09Ch	ADRESH		Register High							xxxx xxxx	uuuu uuuu			
09Dh	ADCON0	_			CHS<4:0>			GO/DONE	ADON	-000 0000				
09Eh	ADCON1	ADFM		ADCS<2:0>		—	—		EF<1:0>		000000			
09Fh	ADCON2					_	_	_	_	0000	0000			
		· .		donondo on	condition -		TRIGSEL<3:0> — — — — —							

 Legend:
 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F1508/9 only.

 2:
 Unimplemented, read as '1'.

TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINU
---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2	2										
10Ch	LATA	—	—	LATA5	LATA4		LATA2	LATA1	LATA0	xx -xxx	uu -uuu
10Dh	LATB	LATB7	LATB6	LATB5	LATB4	_	_	_	_	xxxx	uuuu
10Eh	LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx xxxx	uuuu uuuu
10Fh	—	Unimplemen	Unimplemented								_
110h	—	Unimplemen	Unimplemented							—	_
111h	CM1CON0	C10N	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h to 114h	_	Unimplemen	Unimplemented							_	_
115h	CMOUT	_	_	_	_	_	_	MC2OUT	MC1OUT	00	00
116h	BORCON	SBOREN	BORFS	_	_	_	_	_	BORRDY	10q	uuu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFV	′R<1:0>	0q00 00p0	0q00 0000
118h	DAC1CON0	DACEN	_	DACOE1	DACOE2	_	DACPSS	_	_	0-00 -0	0-00 -0
119h	DAC1CON1	_	_	_			DACR<4:(	)>		0 0000	0 0000
11Ah to 11Ch	_	Unimplemented							_	_	
11Dh	APFCON	_	—	—	SSSEL	T1GSEL	—	CLC1SEL	NCO1SEL	0 0-00	0 0-00
11Eh	—	Unimplemented							—	_	
11Fh	_	Unimplemented							—	_	
Bank 3	3										
18Ch	ANSELA	_	—	_	ANSA4	_	ANSA2	ANSA1	ANSA0	1 -111	1 -111
18Dh	ANSELB	_	_	ANSB5	ANSB4	_	_	_	_	11	11
18Eh	ANSELC	ANSC7	ANSC6	—	—	ANSC3	ANSC2	ANSC1	ANSC0	11 1111	11 1111
18Fh	—	Unimplemen	ted							_	
190h	_								—		
		Unimplemented Flash Program Memory Address Register Low Byte								_	
191h	PMADRL			ddress Regis	ter Low Byte						
191h 192h	PMADRL PMADRH		m Memory A	•	ter Low Byte	ster High Byte	e			 0000 0000 1000 0000	0000 0000
192h		Flash Progra	m Memory A Flash Progra	am Memory A	ddress Regis		9				
	PMADRH	Flash Progra	m Memory A	am Memory A ead Data Reg	ddress Regis	te		Byte		1000 0000	1000 0000 uuuu uuuu
192h 193h	PMADRH PMDATL	Flash Progra	m Memory A Flash Progra	am Memory A ead Data Reg	ddress Regis gister Low By	te		Byte WR	RD	1000 0000 xxxx xxxx	1000 0000 uuuu uuuu uu uuuu
192h 193h 194h	PMADRH PMDATL PMDATH	Flash Progra (2) Flash Progra (2)	m Memory A Flash Progra m Memory R —	am Memory A ead Data Reg Flash Progra	ddress Regis gister Low By am Memory F FREE	te Read Data Re	egister High I	-	RD	1000 0000 xxxx xxxx xx xxxx	1000 0000 uuuu uuuu uu uuuu 1000 q000
192h 193h 194h 195h	PMADRH PMDATL PMDATH PMCON1	Flash Progra (2) Flash Progra (2)	m Memory A Flash Progra m Memory R — CFGS	am Memory A ead Data Reg Flash Progra	ddress Regis gister Low By am Memory F FREE	te Read Data Re	egister High I	-	RD	1000 0000 xxxx xxxx xx xxxx 1000 x000	1000 0000 uuuu uuuu uu uuuu 1000 q000 0000 0000
192h 193h 194h 195h 196h	PMADRH PMDATL PMDATH PMCON1 PMCON2	Flash Progra (2) Flash Progra (2) Flash Progra 	m Memory A Flash Progra m Memory R — CFGS m Memory C —	am Memory A ead Data Reg Flash Progra	ddress Regis gister Low By am Memory F FREE	te Read Data Re	egister High I	WR		1000 0000 xxxx xxxx xx xxxx 1000 x000 0000 0000	1000 0000
192h 193h 194h 195h 196h 197h	PMADRH PMDATL PMDATH PMCON1 PMCON2 VREGCON <sup>(1)</sup> —	Flash Progra (2) Flash Progra (2) Flash Progra  Unimplemen	m Memory A Flash Progra m Memory R CFGS m Memory C — ted	m Memory A ead Data Reg Flash Progr LWLO ontrol Registe —	ddress Regis gister Low By am Memory F FREE	te Read Data Re	egister High I	WR		1000 0000 xxxx xxxx 1000 x000 0000 0000 01 	1000 0000 uuuu uuuu uu uuuu 1000 q000 0000 0000 01 
192h 193h 194h 195h 196h 197h 198h 199h	PMADRH PMDATL PMDATH PMCON1 PMCON2 VREGCON <sup>(1)</sup> — RCREG	Flash Progra (2) Flash Progra (2) Flash Progra (2) Flash Progra Unimplemen USART Rec	m Memory A Flash Progra m Memory R — CFGS m Memory C —	m Memory A ead Data Reg Flash Progra LWLO ontrol Register	ddress Regis gister Low By am Memory F FREE	te Read Data Re	egister High I	WR		1000 0000 xxxx xxxx xx xxxx 1000 x000 0000 0000	1000 0000 uuuu uuuu uu uuuu 1000 q000 0000 0000 01 
192h 193h 194h 195h 196h 197h 198h 199h 199h	PMADRH PMDATL PMDATH PMCON1 PMCON2 VREGCON <sup>(1)</sup> — RCREG TXREG	Flash Progra (2) Flash Progra (2) Flash Progra (2) Flash Progra USART Rec USART Tran	m Memory An Flash Progra m Memory R CFGS m Memory C — ted eive Data Reg smit Data Reg	m Memory A ead Data Reg Flash Progra LWLO ontrol Registe  gister	ddress Regis gister Low By am Memory F FREE er 2	te Read Data Re	egister High I	WR		1000 0000 xxxx xxxx xx xxxx 1000 x000 0000 0000 01  0000 0000 0000 0000	1000 0000 uuuu uuuu uu uuuu 1000 q000 0000 0000 01 0000 0000 0000 0000
192h 193h 194h 195h 196h 197h 198h 199h 19Ah 19Bh	PMADRH PMDATL PMDATH PMCON1 PMCON2 VREGCON <sup>(1)</sup> — RCREG TXREG SPBRGL	Flash Progra (2) Flash Progra (2) Flash Progra  Unimplemen USART Rec USART Tran Baud Rate G	m Memory A Flash Progra m Memory R CFGS m Memory C — ted eive Data Reg senit Data Reg	m Memory A ead Data Reg Flash Progr LWLO ontrol Registe gister gister a Register Lo	ddress Regis gister Low By am Memory F FREE er 2 — w	te Read Data Re	egister High I	WR		1000 0000 xxxx xxxx 1000 x000 0000 0000 01 0000 0000 0000 0000 0000 0000	1000 0000 uuuu uuuu uu uuuu 1000 q000 0000 0000 01 0000 0000 0000 0000 0000 0000
192h 193h 194h 195h 196h 197h 198h 199h 19Ah 19Bh 19Bh	PMADRH PMDATL PMDATH PMCON1 PMCON2 VREGCON <sup>(1)</sup> — RCREG TXREG SPBRGL SPBRGH	Flash Progra (2) Flash Progra (2) Flash Progra (2) Flash Progra Unimplemen USART Rec USART Tran Baud Rate G Baud Rate G	m Memory A Flash Progra m Memory R CFGS m Memory C — ted eive Data Reg smit Data Reg senerator Data senerator Data	Im Memory A ead Data Reg Flash Progra LWLO ontrol Register gister gister a Register Lo a Register Hi	ddress Regis gister Low By am Memory F FREE er 2 — w gh	te Read Data Re WRERR	egister High I WREN	WR VREGPM	Reserved	1000 0000 xxxx xxxx xx xxxx 1000 x000 0000 0000 01  0000 0000 0000 0000 0000 0000 0000 0000	1000 0000 uuuu uuuu 1000 q000 0000 0000 01 0000 0000 0000 0000 0000 0000
192h 193h 194h 195h 196h 197h 198h	PMADRH PMDATL PMDATH PMCON1 PMCON2 VREGCON <sup>(1)</sup> — RCREG TXREG SPBRGL	Flash Progra (2) Flash Progra (2) Flash Progra  Unimplemen USART Rec USART Tran Baud Rate G	m Memory A Flash Progra m Memory R CFGS m Memory C — ted eive Data Reg senit Data Reg	m Memory A ead Data Reg Flash Progr LWLO ontrol Registe gister gister a Register Lo	ddress Regis gister Low By am Memory F FREE er 2 — w	te Read Data Re	egister High I	WR		1000 0000 xxxx xxxx 1000 x000 0000 0000 01 0000 0000 0000 0000 0000 0000	1000 0000 uuuu uuuu uu uuuu 1000 q000 0000 0000 01 0000 0000 0000 0000 0000 0000

x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. PIC16F1508/9 only. Unimplemented, read as '1'. Legend: Note 1:

2:

#### **TABLE 3-9:** SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

TABLE	3-9: 5	PECIAL FUNCTION REGISTER SUMMARY (CONTINUED)								·	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 4			•						•		
20Ch	WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	11 1111
20Dh	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	1111	1111
E20Eh to 212h	_	Unimplemen	Unimplemented								_
213h	SSP1MSK				MS	K<7:0>				1111 1111	1111 1111
214h	SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
215h	SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSF	PM<3:0>	•	0000 0000	0000 0000
216h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
217h	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
218h to 21Fh	_	Unimplemen	ited							_	_
Bank 5	5										
28Ch to 29Fh	_	Unimplemer	ited							_	_
Bank 6	5										
30Ch to 31Fh	_	Unimplemen	Inimplemented							-	—
Bank 7	,										
38Ch to 390h	_	Unimplemen	Unimplemented							_	_
391h	IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
392h	IOCAN	_	-	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
393h	IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
394h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	_	_	_	_	0000	0000
395h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	_	_	_	_	0000	0000
396h	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	_			_	0000	0000
397h to 39Fh	_	Unimplemen	ited							_	_
Bank 8	3										
40Ch to 41Fh	_	Unimplemen	ited							_	_
Bank 9	)									_	
48Ch to 497h	_	Unimplemer	ited							-	_
498h	NCO1ACCL				NCO1	ACC<7:0>				0000 0000	0000 0000
499h	NCO1ACCH				NCO1A	CC<15:8>				0000 0000	0000 0000
49Ah	NCO1ACCU			-	NCO1A	CC<19:16>				0000 0000	0000 0000
49Bh	NCO1INCL				NCO1	INC<7:0>				0000 0001	0000 0001
49Ch	NCO1INCH	1			NCO1I	NC<15:8>				0000 0000	0000 0000
49Dh	—	Unimplemen	ited							—	—
49Eh	NCO1CON	N1EN	N10E	N1OUT	N1POL	_	—	_	N1PFM	00000	00000
49Fh	NCO1CLK		N1PWS<2:0>	•	—	—	—	N1CH	(S<1:0>	000000	000000
Legend:	x = unknowr	n. u = unchano	ned. a = value	depends on	condition =	unimplemer	nted. r = rese	erved. Shaded	locations are u	inimplemented	read as '0'.

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F1508/9 only.

 2:
 Unimplemented, read as '1'.

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-9:**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 1	0										
50Ch to 51Fh	_	Unimplemen	ted							_	—
Bank 1	1										
58Ch to 59Fh	_	Unimplemented								_	_
Bank 12											
60Ch to 610h	— Unimplemented									_	_
611h	PWM1DCL	PWM1D	CL<7:6>					-		00	00
612h	PWM1DCH				PWM1	DCH<7:0>				xxxx xxxx	uuuu uuuu
613h	PWM1CON0	PWM1EN	PWM10E	PWM10UT	PWM1POL	-	-	—	—	0000	0000
614h	PWM2DCL	PWM2D	CL<7:6>	-	-	-	-	—	—	00	00
615h	PWM2DCH		PWM2DCH<7:0>							xxxx xxxx	uuuu uuuu
616h	PWM2CON0	PWM2EN	PWM2OE	PWM2OUT	PWM2POL			-		0000	0000
617h	PWM3DCL	PWM3D	PWM3DCL<7:6>							00	00
618h	PWM3DCH				PWM3I	DCH<7:0>				xxxx xxxx	uuuu uuuu
619h	PWM3CON0	PWM3EN	PWM3OE	PWM3OUT	PWM3POL			-		0000	0000
61Ah	PWM4DCL	PWM4D	CL<7:6>					-		00	00
61Bh	PWM4DCH				PWM4I	DCH<7:0>				XXXX XXXX	uuuu uuuu
61Ch	PWM4CON0	PWM4EN	PWM4OE	PWM4OUT	PWM4POL			-		0000	0000
61Dh to 61Fh	_	Unimplemen	ted							_	_
Bank 1	3										
68Ch to 690h	_	Unimplemen	ted							_	_
691h	CWG1DBR	_	_			CWG1	DBR<5:0>			00 0000	00 0000
692h	CWG1DBF	—	_			CWG1	DBF<5:0>			xx xxxx	xx xxxx
693h	CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	_	_	G1CS0	0000 00	0000 00
694h	CWG1CON1	G1ASD	LB<1:0>	G1ASD	LA<1:0>	_		G1IS<2:0>		0000 -000	0000 -000
695h	CWG1CON2	G1ASE	G1ARSEN	_	_	G1ASDSC2	G1ASDSC1	G1ASDSFLT	G1ASDSCLC2	00 0000	00 0000
696h to 69Fh	— Unimplemented —							_	_		

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F1508/9 only.

 2:
 Unimplemented, read as '1'.

#### CDE CIAL FUNC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Banks	14-29										
x0Ch/ x8Ch	-	Unimplemen	ted							-	-
 x1Fh/ x9Fh											
Bank 3	80	•									
F0Ch to F0Eh	_	Unimplemen	ted							_	_
F0Fh	CLCDATA	_	_	_	—	MLC4OUT	MLC3OUT	MLC2OUT	MLC1OUT	0000	0000
F10h	CLC1CON	LC1EN	LC10E	LC10UT	LC1INTP	LC1INTN		LC1MODE<2	:0>	0000 0000	0000 0000
F11h	CLC1POL	LC1POL	_	_	_	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	0 xxxx	0 uuuu
F12h	CLC1SEL0	_	L	.C1D2S<2:0	>	_		LC1D1S<2:0	)>	-xxx -xxx	-uuu -uuu
F13h	CLC1SEL1		L	.C1D4S<2:0	>	_		LC1D3S<2:0	)>	-xxx -xxx	-uuu -uuu
F14h	CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	xxxx xxxx	uuuu uuuu
F15h	CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	xxxx xxxx	uuuu uuuu
F16h	CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	xxxx xxxx	uuuu uuuu
F17h	CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	xxxx xxxx	uuuu uuuu
F18h	CLC2CON	LC2EN	LC2OE	LC2OUT	LC2INTP	LC2INTN		LC2MODE<2	:0>	0000 0000	0000 0000
F19h	CLC2POL	LC2POL	_	_	_	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	0 xxxx	0 uuuu
F1Ah	CLC2SEL0	_	L	.C2D2S<2:0	>	_		LC2D1S<2:0	)>	-xxx -xxx	-uuu -uuu
F1Bh	CLC2SEL1	_	L	.C2D4S<2:0	>	_		LC2D3S<2:0	)>	-xxx -xxx	-uuu -uuu
F1Ch	CLC2GLS0	LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	xxxx xxxx	uuuu uuuu
F1Dh	CLC2GLS1	LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	xxxx xxxx	uuuu uuuu
F1Eh	CLC2GLS2	LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	xxxx xxxx	uuuu uuuu
F1Fh	CLC2GLS3	LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	xxxx xxxx	uuuu uuuu
F20h	CLC3CON	LC3EN	LC3OE	LC3OUT	LC3INTP	LC3INTN		LC3MODE<2	:0>	0000 0000	0000 0000
F21h	CLC3POL	LC3POL	_	_	_	LC3G4POL	LC3G3POL	LC3G2POL	LC3G1POL	0 xxxx	0 uuuu
F22h	CLC3SEL0	_	L	.C3D2S<2:0	>	_	LC3D1S<2:0>			-xxx -xxx	-uuu -uuu
F23h	CLC3SEL1	_	L	.C3D4S<2:0	>	_		LC3D3S<2:0	)>	-xxx -xxx	-uuu -uuu
F24h	CLC3GLS0	LC3G1D4T	LC3G1D4N	LC3G1D3T	LC3G1D3N	LC3G1D2T	LC3G1D2N	LC3G1D1T	LC3G1D1N	xxxx xxxx	uuuu uuuu
F25h	CLC3GLS1	LC3G2D4T	LC3G2D4N	LC3G2D3T	LC3G2D3N	LC3G2D2T	LC3G2D2N	LC3G2D1T	LC3G2D1N	xxxx xxxx	uuuu uuuu
F26h	CLC3GLS2	LC3G3D4T	LC3G3D4N	LC3G3D3T	LC3G3D3N	LC3G3D2T	LC3G3D2N	LC3G3D1T	LC3G3D1N	xxxx xxxx	uuuu uuuu
F27h	CLC3GLS3	LC3G4D4T	LC3G4D4N	LC3G4D3T	LC3G4D3N	LC3G4D2T	LC3G4D2N	LC3G4D1T	LC3G4D1N	xxxx xxxx	uuuu uuuu
F28h	CLC4CON	LC4EN	LC4OE	LC4OUT	LC4INTP	LC4INTN		LC4MODE<2	:0>	0000 0000	0000 0000
F29h	CLC4POL	LC4POL	—	_	_	LC4G4POL		LC4G2POL	LC4G1POL	0 xxxx	0 uuuu
F2Ah	CLC4SEL0	_	L	.C4D2S<2:0	>	_		LC4D1S<2:0	)>	-xxx -xxx	-uuu -uuu
F2Bh	CLC4SEL1	_		.C4D4S<2:0		_		LC4D3S<2:0		-xxx -xxx	-uuu -uuu
F2Ch	CLC4GLS0	LC4G1D4T			1	LC4G1D2T	LC4G1D2N	LC4G1D1T	LC4G1D1N	xxxx xxxx	uuuu uuuu
F2Dh	CLC4GLS1	LC4G2D4T						LC4G2D1T	LC4G2D1N	xxxx xxxx	uuuu uuuu
F2Eh	CLC4GLS2	LC4G3D4T						LC4G3D1T	LC4G3D1N	xxxx xxxx	uuuu uuuu
F2Fh	CLC4GLS3	LC4G4D4T						LC4G4D1T	LC4G4D1N	XXXX XXXX	uuuu uuuu
F20h	CLC3CON	LC3EN	LC3OE	LC3OUT	LC3INTP	LC3INTN		LC3MODE<2		0000 0000	
F21h	CLC3POL	LC3POL	—	_	_		LC3G3POL		LC3G1POL	0 xxxx	0 uuuu
F2Fh	CLC4GLS3	LC4G4D4T	LC4G4D4N	LC4G4D3T	LC4G4D3N				LC4G4D1N	xxxx xxxx	uuuu uuuu
F30h to F6Fh		Unimplemen								_	_

 Legend:
 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F1508/9 only.

 2:
 Unimplemented, read as '1'.

#### **TABLE 3-9:** SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

INDEE								<u> </u>			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3	1										
F8Ch	—	Unimplemen	ted							—	—
 FE3h											
FE4h	STATUS_ SHAD	—	—	-	_	—	Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
FE5h	WREG_ SHAD	Working Reg	gister Shadow							XXXX XXXX	uuuu uuuu
FE6h	BSR_ SHAD	—	—	Bank Select Register Shadow						x xxxx	u uuuu
FE7h	PCLATH_ SHAD	Program Counter Latch High Register Shadow							-xxx xxxx	uuuu uuuu	
FE8h	FSR0L_ SHAD	Indirect Data	Memory Add	lress 0 Low F	Pointer Shado	W				XXXX XXXX	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	Memory Add	lress 0 High I	Pointer Shade	wc				XXXX XXXX	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data	Memory Add	lress 1 Low F	Pointer Shado	W				XXXX XXXX	uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data	Memory Add	lress 1 High I	Pointer Shade	wc				XXXX XXXX	uuuu uuuu
FECh	—	Unimplemented								_	—
FEDh	STKPTR	—	—	_	Current Star	ck Pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte							XXXX XXXX	uuuu uuuu
FEFh	TOSH	—	Top-of-Stack	High byte						-xxx xxxx	-uuu uuuu

 Legend:
 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.


 Note
 1:
 PIC16F1508/9 only.

 2:
 Unimplemented, read as '1'.

#### 3.4 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.





#### 3.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

#### 3.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

#### 3.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

#### 3.4.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

#### 3.5 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-4 through 3-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Words). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.


#### 3.5.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is 5 bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STKPTR.

Reference Figure 3-4 through Figure 3-7 for examples of accessing the stack.



#### FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1




FIGURE 3-7:	ACCESSING THE STA	CK EXAMPLE	4
			Rev. 10.0000430 7/30/2013
			1
	0x0F	Return Address	
	0x0E	Return Address	
	0x0D	Return Address	
	0x0C	Return Address	
	0x0B	Return Address	
	0x0A	Return Address	When the stack is full, the next CALL or
	0x09	Return Address	an interrupt will set the Stack Pointer to 0x10. This is identical to address 0x00 so
	0x08	Return Address	the stack will wrap and overwrite the
	0x07	Return Address	return address at 0x00. If the Stack
	0x06	Return Address	Overflow/Underflow Reset is enabled, a Reset will occur and location 0x00 will
	0x05	Return Address	not be overwritten.
	0x04	Return Address	-
	0x03	Return Address	-
	0x02	Return Address	
	0x01	Return Address	
TOSH	H:TOSL 0x00	Return Address	STKPTR = 0x10
		Return Address	
			N

#### 3.5.2 OVERFLOW/UNDERFLOW RESET


If the STVREN bit in Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

#### 3.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:


- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory



## 3.6.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.






## 3.6.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-10: LINEAR DATA MEMORY MAP



## 3.6.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSb of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

## FIGURE 3-11: PROGRAM FLASH MEMORY MAP



# 4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection and Device ID.

# 4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note: The DEBUG bit in Configuration Words is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

# 4.2 Register Definitions: Configuration Words

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1			
		FCMEN <sup>(1)</sup>	IESO <sup>(1)</sup>	CLKOUTEN	BORE	N<1:0> <b>(2)</b>	_			
		bit 13					bit			
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1			
CP(3)	MCLRE	PWRTE	WDT	E<1:0>		FOSC<2:0>				
bit 7		11					bit			
Legend:										
R = Readab	le bit	P = Programm	able bit	U = Unimpleme	ented bit, rea	d as '1'				
0' = Bit is cl	eared	'1' = Bit is set		-n = Value wher	n blank or af	ter Bulk Erase				
bit 13		-Safe Clock Mor		bit						
		Clock Monitor is								
		Clock Monitor is								
pit 12		al External Switch		ed Start-up) mod	o is onablad					
		External Switcho	• •	• •						
oit 11		Clock Out Enal								
	1 = CLKOUT function is disabled. I/O function on the CLKOUT pin									
		function is ena		•						
oit 10-9		>: Brown-Out Re	eset Enable b	oits <sup>(2)</sup>						
	11 = BOR en	abled abled during operation and disabled in Sleep								
				e BORCON regis	ter					
	00 = BOR dis	•								
bit 8	Unimplemen	ted: Read as '1	,							
bit 7	CP: Code Pro	otection bit <sup>(3)</sup>								
		memory code p								
	-	memory code p								
bit 6		LR/VPP Pin Fun	ction Select b	bit						
	<u>If LVP bit = 1</u> This bit is									
	$\frac{\text{If LVP bit} = 0}{2}$									
	1 = MCLF	R/VPP pin function		ea <u>k pull-</u> up enable						
		•	n is digital inpu	ut; MCLR internally	/ disabled; W	eak pull-up unde	r control of			
	WPU/									
bit 5	1 = PWRT di	ver-Up Timer Er	able bit							
	0 = PWRT e									
oit 4-3		Watchdog Time	er Enable bits							
	11 = WDT en	-								
		abled while run		bled in Sleep n the WDTCON r						

# REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1

# REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1 (CONTINUED)

- bit 2-0 FOSC<2:0>: Oscillator Selection bits
  - 111 = ECH:External clock, High-Power mode: on CLKIN pin
  - 110 = ECM: External clock, Medium Power mode: on CLKIN pin
  - 101 = ECL: External clock, Low-Power mode: on CLKIN pin
  - 100 = INTOSC oscillator: I/O function on CLKIN pin
  - 011 = EXTRC oscillator: External RC circuit connected to CLKIN pin
  - 010 = HS oscillator: High-speed crystal/resonator connected between OSC1 and OSC2 pins
  - 001 = XT oscillator: Crystal/resonator connected between OSC1 and OSC2 pins
  - 000 = LP oscillator: Low-power crystal connected between OSC1 and OSC2 pins

## Note 1: When FSCM is enabled, Two-Speed Start-up will be automatically enabled, regardless of the IESO bit value.

- 2: Enabling Brown-out Reset does not automatically enable Power-up Timer.
- 3: Once enabled, code-protect can only be disabled by bulk erasing the device.

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1
		LVP <sup>(1)</sup>	DEBUG <sup>(3)</sup>	LPBOR	BORV <sup>(2)</sup>	STVREN	_
		bit 13	1				bita
U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
_	_	_	_	—	_	WRT<	:1:0>
bit 7		·			•		bit
Legend:							
R = Reada	ble bit	P = Program	nable bit	U = Unimplen	nented bit, read	d as '1'	
'0' = Bit is c	cleared	'1' = Bit is set		-n = Value wh	en blank or aft	er Bulk Erase	
bit 13	1 = Low-volta	oltage Programmi age programmin age on MCLR r	ng enabled		9		
bit 12	1 = In-Circuit		bled, ICSPCLK			urpose I/O pins to the debugge	r
bit 11	1 = Low-Pow	v-Power BOR E ver Brown-out R ver Brown-out R	eset is disable				
bit 10	<b>BORV:</b> Brow 1 = Brown-ou	n-Out Reset Vo ut Reset voltage ut Reset voltage	Itage Selection e (VBOR), low tr	bit <sup>(2)</sup> ip point selecte			
bit 9	STVREN: Sta 1 = Stack Ov	ack Overflow/U erflow or Under erflow or Under	nderflow Reset	Enable bit a Reset			
bit 8-2		ted: Read as '					
bit 1-0	<u>4 kW Flash n</u> 11 = Wr 10 = 000 01 = 000 <u>8 kW Flash n</u> 11 = Wr 10 = 000 01 = 000	Flash Memory S <u>nemory (PIC16</u> ite protection o Oh to 1FFh write Oh to 7FFh write Oh to 7FFh write <u>nemory (PIC16</u> ite protection o 00h to 01FFh w 00h to 0FFFh w	(L)F1508/9 only ff e protected, 20 e protected, 80 e protected, no (L)F1509 only) ff rrite protected, rrite protected,	() 0h to FFFh ma 0h to FFFh ma addresses ma 0200h to 1FFF 1000h to 1FFF	y be modified ay be modified Th may be mod	ified	
Note 1:	The LVP bit cann	ot be program	ned to '0' wher	Programming	i mode is enter	ed via I VP	
	See VBOR param			• •			
	The DEBLIC hit i			•	a allu da via a	development to	مام أممار مأنم

## REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

**3:** The DEBUG bit in Configuration Words is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

# 4.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Internal access to the program memory is unaffected by any code protection setting.

## 4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the  $\overline{CP}$  bit in Configuration Words. When  $\overline{CP} = 0$ , external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.4 "Write Protection" for more information.

# 4.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

# 4.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 10.4 "User ID, Device ID and Configuration Word Access"** for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC12(L)F1501/PIC16(L)F150X Memory Programming Specification*" (DS41573).

## 4.6 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 10.4 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

## 4.7 Register Definitions: Device ID

## REGISTER 4-3: DEVID: DEVICE ID REGISTER

		R	R	R	R	R	R
				DEV	<8:3>		
		bit 13					bit 8
R	R	R	R	R	R	R	R
	DEV<2:0>				REV<4:0>		
bit 7							bit 0

# Legend:

R = Readable bit

'1' = Bit is set

bit 13-5 **DEV<8:0>:** Device ID bits

Device	DEVID<13:0> Values						
Device	DEV<8:0> REV<4:0						
PIC16LF1508	10 1101 111	x xxxx					
PIC16F1508	10 1101 001	x xxxx					
PIC16LF1509	10 1110 000	x xxxx					
PIC16F1509	10 1101 010	x xxxx					

'0' = Bit is cleared

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision (see Table under DEV<8:0> above).

# 5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

# 5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, ECH, ECM, ECL or EXTRC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability
   of crystal oscillator sources
- Fast start-up oscillator allows internal circuits to power-up and stabilize before switching to the 16 MHz HFINTOSC

The oscillator module can be configured in one of the following clock modes.


- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High-Power mode (4 MHz to 20 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (up to 4 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (4 MHz to 20 MHz)
- 7. EXTRC External Resistor-Capacitor
- 8. INTOSC Internal oscillator (31 kHz to 16 MHz)

Clock Source modes are selected by the FOSC<2:0> bits in the Configuration Words. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The ECH, ECM, and ECL clock modes rely on an external logic level signal as the device clock source. The LP, XT, and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The EXTRC clock mode requires an external resistor and capacitor to set the oscillator frequency.

The INTOSC internal oscillator block produces a low and high-frequency clock source, designated LFINTOSC and HFINTOSC. (See Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these two clock sources.





# 5.2 Clock Source Types

Clock sources can be classified as external, internal or peripheral.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (ECH, ECM, ECL modes), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (EXTRC) mode circuits.

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators that are used to generate the internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The peripheral clock source is a nominal 600 kHz internal RC oscillator, FRC. The FRC is traditionally used with the ADC module, but is sometimes available to other peripherals. See **Section 5.2.2.4** "**Peripheral Clock Sources**".

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching**" for additional information.

## 5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
  - Secondary oscillator during run-time, or
  - An external clock source determined by the value of the FOSC bits.

See **Section 5.3 "Clock Switching**" for more information.

## 5.2.1.1 EC Mode


The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through the Fosc bits in the Configuration Words:

- ECH High-power, 4-20 MHz
- ECM Medium-power, 0.5-4 MHz
- ECL Low-power, 0-0.5 MHz

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.





# 5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.


LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.


## FIGURE 5-3: QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
    - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)

# FIGURE 5-4:

## CERAMIC RESONATOR OPERATION (XT OR HS MODE)



# 5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended, unless either FSCM or Two-Speed Start-Up are enabled. In this case, code will continue to execute at the selected INTOSC frequency while the OST is counting. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 5.4 "Two-Speed Clock Start-up Mode").

## 5.2.1.4 Secondary Oscillator


The secondary oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the SOSCO and SOSCI device pins.

The secondary oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 5.3 "Clock Switching**" for more information.

## FIGURE 5-5:

OPERATION (SECONDARY

QUARTZ CRYSTAL




- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
    - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)
    - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
    - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

## 5.2.1.5 External RC Mode

The External Resistor-Capacitor (EXTRC) mode supports the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

Figure 5-6 shows the External RC mode connections.



Note 1: Output depends upon the CLKOUTEN bit of the Configuration Words.

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of the external RC components used.

## 5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section
   5.3 "Clock Switching" for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that provides the internal system clock source.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz.
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) operates at 31 kHz.

## 5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source.

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The frequency derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.6 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power-up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

## 5.2.2.2 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.6 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

## 5.2.2.3 FRC

The FRC clock is an uncalibrated, nominal 600 kHz peripheral clock source.

The FRC is automatically turned on by the peripherals requesting the FRC clock.

The FRC clock continues to run during Sleep.

## 5.2.2.4 Peripheral Clock Sources

**TABLE 5-1:** 

The clock sources described in this chapter and the Timer's are available to different peripherals. Table 5-1 lists the clocks and timers available for each peripheral.

PERIPHERAL CLOCK

SOURCES										
	FOSC	FRC	HFINTOSC	LFINTOSC	TMR0	TMR1	TMR2	sosc		
ADC	٠	•								
CLC	٠	•	•	•	٠	•	•	•		
COMP						•		•		
CWG	٠		٠							
EUSART	٠						•			
MSSP	٠						٠			
NCO	٠		٠							
PWM	٠						•			
PWRT				٠						
TMR0	٠									
TMR1	٠			•				•		
TMR2	٠									
WDT				•						

## 5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The postscaled output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connect to a multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register (Register 5-1) select the frequency output of the internal oscillators.

Note:	Following any Reset, the IRCF<3:0> bits
	of the OSCCON register are set to '0111'
	and the frequency selection is set to
	500 kHz. The user can modify the IRCF
	bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

## 5.2.2.6 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-7). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-7 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-3.

Start-up delay specifications are located in Table 29-8, "Oscillator Parameters".

FIGURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING
HFINTOSC	LFINTOSC (FSCM and WDT disabled)
HFINTOSC	Oscillator Delay <sup>(1)</sup> 2-cycle Sync
LFINTOSC	
IRCF <3:0>	$\neq 0$ $= 0$
System Clock	
HFINTOSC -+	LFINTOSC (Either FSCM or WDT enabled)
HFINTOSC	
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
LFINTOSC -+	HFINTOSC LFINTOSC turns off unless WDT or FSCM is enabled <sup>(2)</sup>
LFINTOSC	Oscillator Delay <sup>(1)</sup> 2-cycle Sync Running
HFINTOSC	
IRCF <3:0>	= 0 X ≠ 0
System Clock	
2: LFIN	Table 5-3, "Oscillator Switching Delays" for more information.         ITOSC will continue to run if a peripheral has selected it as the clock source. See         tion 5.2.2.4 "Peripheral Clock Sources".

# 5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Words
- Secondary oscillator 32 kHz crystal
- Internal Oscillator Block (INTOSC)

## 5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Words.
- When the SCS bits of the OSCCON register = 01, the system clock source is the secondary oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.
- Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bits of the OSCCON register. The user can monitor the OSTS bit of the OSCSTAT register to determine the current system clock source. See Table 5-2.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-3.

## 5.3.2 OSCILLATOR START-UP TIMER STATUS (OSTS) BIT

The Oscillator Start-up Timer Status (OSTS) bit in the OSCSTAT register has different definitions that are dependent on the FOSC bit selection in the Configuration Word. Table 5-2 defines the OSTS bit value for the FOSC selections.

The normal function of the OSTS bit is when FOSC<2:0> selects one of the external oscillator modes, HS, XT or LP, while the OST is counting pulses on the OSC1 pin from the external oscillator, OSTS = 0. When the OST has counted 1024 pulses, the OSTS bit should be set, OSTS = 1, indicating the oscillator is stable and ready to be used.

When Fail-Safe Clock Monitor and/or Two-Speed Start-up are enabled, (FCMEN = 1 and/or IESO = 1), the device will operate using the internal oscillator (INTOSC) selected by the IRCF<3:0> bits, whenever OSTS = 0. When the OST period expires, (OSTS = 1), the system clock will switch to the external oscillator selected.

When Fail-Safe Clock Monitor and Two-Speed Start-up are disabled, (FCMEN = 0 and IESO = 0), the device will be held in Reset while OSTS = 0. When OST period expires, (OSTS = 1), Reset will be released and execution will begin 10 Fosc cycles later using the external oscillator selected.

For definition of the OSTS bit with clock sources other than external oscillator modes (HS, XT or LP), see Table 5-2.

The OSTS bit does not reflect the status of the secondary oscillator.

	S	SCS<1:0> bits				
FOSC<2:0> selection	00	01	1x			
	OSTS value					
INTOSC	0	0	0			
ECH, ECM, ECL, EXTRC	1	0	0			
HS, XT, LP	normal*	0	0			

## TABLE 5-2: OSTS BIT DEFINITION

\* Normal function for oscillator modes (OSTS = 0), while OST counting (OSTS = 1), after OST count has expired.

## 5.3.3 SECONDARY OSCILLATOR

The secondary oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the SOSCO and SOSCI device pins.

The secondary oscillator is enabled using the T1OSCEN control bit in the T1CON register. See **Section 19.0 "Timer1 Module with Gate Control"** for more information about the Timer1 peripheral.

## 5.3.4 SECONDARY OSCILLATOR READY (SOSCR) BIT

The user must ensure that the secondary oscillator is ready to be used before it is selected as a system clock source. The Secondary Oscillator Ready (SOSCR) bit of the OSCSTAT register indicates whether the secondary oscillator is ready to be used. After the SOSCR bit is set, the SCS bits can be configured to select the secondary oscillator.

# 5.3.5 CLOCK SWITCHING BEFORE SLEEP

When clock switching from an old clock to a new clock is requested just prior to entering Sleep mode, it is necessary to confirm that the switch is complete before the SLEEP instruction is executed. Failure to do so may result in an incomplete switch and consequential loss of the system clock altogether. Clock switching is confirmed by monitoring the clock status bits in the OSCSTAT register. Switch confirmation can be accomplished by sensing that the ready bit for the new clock is set or the ready bit for the old clock is cleared. For example, when switching between the internal oscillator with the PLL and the internal oscillator without the PLL, monitor the PLLR bit. When PLLR is set, the switch to 32 MHz operation is complete. Conversely, when PPLR is cleared, the switch from 32 MHz operation to the selected internal clock is complete.

# 5.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC internal oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT, or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

**Note:** Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit of the OSCSTAT register to remain clear.

# 5.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Words) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Words configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- · Wake-up from Sleep.

Note: When FSCM is enabled, Two-Speed Start-up will automatically be enabled.

## 5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.


## 5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the CPU is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Words, or the internal oscillator. See Table 5-2.

## TABLE 5-3: OSCILLATOR SWITCHING DELAYS

Switch From	Switch To	Oscillator Delay		
	LFINTOSC	1 cycle of each clock source		
	HFINTOSC	2 μs (approx.)		
Any clock source	ECH, ECM, ECL, EXTRC	2 cycles		
	LP, XT, HS	1024 Clock Cycles (OST)		
	Secondary Oscillator	1024 Secondary Oscillator Cycles		

## FIGURE 5-8: TWO-SPEED START-UP




# 5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator or external clock fail. If an oscillator mode is selected, the FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. When an external clock mode is selected, the FSCM can detect failure as soon as the device is released from Reset.

FSCM is enabled by setting the FCMEN bit in the Configuration Words. The FSCM is applicable to external oscillator modes (LP, XT, HS) and external clock modes (ECH, ECM, ECL, EXTRC) and the Secondary Oscillator (SOSC).





## 5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by monitoring falling clock edges and using LFINTOSC as a time base. See Figure 5-9. Detection of a failed oscillator will take 32 to 96 cycles of the LFINTOSC. Figure 5-10 shows a timing diagram of the FSCM module.

## 5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the CPU clock to an internal clock source and sets the OSFIF bit of the PIR2 register. The internal clock source is determined by the IRCF<3:0> bits in the OSCCON register.

When the OSFIF bit is set, an interrupt will be generated, if the OSFIE bit in the PIE2 register is enabled. The user's firmware in the Interrupt Service Routine (ISR) can then take steps to mitigate the problems that may arise from the failed clock.

The system clock will continue to be sourced from the internal clock source until the fail-safe condition has been cleared, see Section 5.5.3 "Fail-Safe Condition Clearing".

## 5.5.3 FAIL-SAFE CONDITION CLEARING

When a Fail-Safe condition exists, the user must take the following actions to clear the condition before returning to normal operation with the external source.

The next sections describe how to clear the Fail-Safe condition for specific clock selections (FOSC bits) and clock switching modes (SCS bit settings).

When a Fail-Safe condition occurs with the FOSC bits selecting external oscillator (FOSC<2:0> = HS, XT, LP) and the clock switch has been selected to run from the FOSC selection (SCS<1:0> = 00), the condition is cleared by performing the following procedure.

## When SCS<1:0> = 00 (Running from FOSC selection)

### SCS<1:0> = 1x:

Change the SCS bits in the OSCCON register to select the internal oscillator block. This resets the OST timer and allows it to operate again.

OSFIF = 0:

Clear the OSFIF bit in the PIR2 register.

SCS<1:0> = 00:

Change the SCS bits in the OSCCON register to select the FOSC Configuration Word clock selection. This will start the OST. The CPU will continue to operate from the internal oscillator until the OST count is reached. When OST expires, the clock module will switch to the external oscillator and the Fail-Safe condition will be cleared.

If the Fail-Safe condition still exists, the OSFIF bit will again be set by hardware.

## 5.5.3.2 External Clock with SCS<1:0> = 00

When a Fail-Safe condition occurs with the FOSC bits selecting external clock (FOSC<2:0> = ECH, ECM, ECL, EXTRC) and the clock switch has selected to run from the FOSC selection (SCS<1:0> = 00), the condition is cleared by performing the following procedure.

When SCS<1:0> = 00 (Running from FOSC selection)

## SCS<1:0> = 1x:

Change the SCS bits in the OSCCON register to select the internal oscillator block. This resets the OST timer and allows it to operate again.

OSFIF = 0:

Clear the OSFIF bit in the PIR2 register.

### SCS<1:0> = 00:

Change the SCS bits in the OSCCON register to select the FOSC Configuration Word clock selection. Since the OST is not applicable with external clocks, the clock module will immediately switch to the external clock, and the fail-safe condition will be cleared.

If the Fail-Safe condition still exists, the OSFIF bit will again be set by hardware.

#### 5.5.3.3 Secondary Oscillator with SCS<1:0> = 01

When a Fail-Safe condition occurs with the clock switch selected to run from the Secondary Oscillator selection (SCS < 1:0 > = 01), regardless of the FOSC selection, the condition is cleared by performing the following procedure.

### SCS<1:0> = 01 (Secondary Oscillator)

SCS<1:0> = 1x:


Change the SCS bits in the OSCCON register to select the internal oscillator block.

OSFIF = 0:

Clear the OSFIF bit in the PIR2 register.

Read SOSCR:

The OST is not used with the secondary oscillator, therefore, the user must determine if the secondary oscillator is ready by monitoring the SOSCR bit in the OSCSTAT register. When the SOSCR bit is set, the secondary oscillator is ready.



#### **FIGURE 5-10:** FSCM TIMING DIAGRAM

SCS<1:0> = 01:

Change the SCS bits in the OSCCON register to select the secondary oscillator. The clock module will immediately switch to the secondary oscillator and the fail-safe condition will be cleared.

If the Fail-Safe condition still exists, the OSFIF bit will again be set by hardware.

#### RESET OR WAKE-UP FROM SLEEP 5.5.4

The FSCM is designed to detect external oscillator or external clock failures.

When FSCM is used with an external oscillator, the Oscillator Start-up Timer (OST) count must expire before the FSCM becomes active. The OST is used after waking up from Sleep and after any type of Reset.

When the FSCM is used with external clocks, the OST is not used and the FSCM will be active as soon as the Reset or wake-up has completed.

When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Due to the wide range of oscillator start-up Note: times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep).

# 5.6 Register Definitions: Oscillator Control

U-0	R/W-0/0 R/W-1	/1 R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0					
_		RCF<3:0>			SCS	<1:0>					
bit 7						bit (					
Legend:											
R = Readable				nented bit, rea							
u = Bit is unc	hanged x = Bit is	unknown	-n/n = Value a	at POR and BC	OR/Value at all	other Resets					
'1' = Bit is set	: '0' = Bit i	s cleared									
bit 7	Unimplemented: Read	<b>l as</b> '0'									
bit 6-3	IRCF<3:0>: Internal Os	cillator Frequency	Select bits								
	1111 = 16 MHz										
	1110 = 8 MHz										
	1101 = 4 MHz 1100 = 2 MHz										
	1100 = 2  MHz 1011 = 1  MHz										
	$1011 = 1000 \text{ kHz}^{(1)}$										
	$1001 = 250 \text{ kHz}^{(1)}$										
	$1000 = 125 \text{kHz}^{(1)}$										
	0111 = 500 kHz (defai	ult upon Reset)									
	0110 = <b>250 kHz</b>	1 /									
	0101 = 125 kHz										
	0100 = 62.5 kHz										
	001x = 31.25 kHz										
	000x = 31 kHz LF										
bit 2	Unimplemented: Read										
bit 1-0	SCS<1:0>: System Clo	ck Select bits									
	1x = Internal oscillator	olock									
	01 = Secondary oscillat										
	00 = Clock determined	by FOSC<2:0> in	Configuration V	Vords.							
Note 1: Du	uplicate frequency derived	from HFINTOSC.									

# REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R-1/q	U-0	R-q/q	R-0/q	U-0	U-0	R-0/q	R-0/q
SOSCR		OSTS	HFIOFR		—	LFIOFR	HFIOFS
bit 7							bit 0
Legend:							
R = Readable		W = Writable I			ented bit, read		
u = Bit is unc	0	x = Bit is unkn				R/Value at all oth	er Resets
'1' = Bit is set	1	'0' = Bit is clea	ared	q = Conditiona	al		
bit 7	<u>If T1OSCEN</u> 1 = Seconda 0 = Seconda <u>If T1OSCEN</u>	ary oscillator is r ary oscillator is r	eady not ready				
bit 6	Unimplemen	ted: Read as '0	2				
bit 5	When the FO 1 = OST ha 0 = OST is bits. For all other F		lect HS, XT or clocks, device i e is clocked from elections:	is clocked by the		it selection SC) selected by	the IRCF<3:0>
bit 4	1 = HFINTO	h-Frequency Inte SC is ready SC is not ready	ernal Oscillator	Ready bit			
bit 3-2	Unimplemen	ted: Read as '0	,				
bit 1	1 = LFINTOS	/-Frequency Inte SC is ready SC is not ready	rnal Oscillator	Ready bit			
bit 0	1 = HFINTO		illator is stable	Stable bit and is driving th tart-up Oscillator		DSC	

# REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	—		IRCF<3:0>				SCS	<1:0>	59
OSCSTAT	SOSCR	_	OSTS	HFIOFR	—	_	LFIOFR	HFIOFS	60
PIE2	OSFIE	C2IE	C1IE	_	BCL1IE	NCO1IE	_	_	77
PIR2	OSFIF	C2IF	C1IF	_	BCL1IF	NCO1IF	—	_	80
T1CON	TMR10	CS<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	—	TMR10N	163
Lonondi		مممالممم	the second as			- 4			

## TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

## TABLE 5-5: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	—	FCMEN	IESO	CLKOUTEN	BOREN<1:0>		—	11
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>			FOSC<2:0>		41

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

# 6.0 RESETS


There are multiple ways to reset this device:

- · Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-chip Reset Circuit is shown in Figure 6-1.

# FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



## 6.1 Power-On Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

## 6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms time-out on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

## 6.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- BOR is always on
- BOR is off when in Sleep
- BOR is controlled by software
- BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below Vpor for a duration greater than parameter TBORDC, the device will reset. See Figure 6-2 for more information.

TABLE 0-1.	BOIL OF ERATI					
BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep		
11	х	Х	Active	Waits for BOR ready <sup>(1)</sup> (BORRDY = 1)		
1.0	v	Awake	Active	Waits for BOR ready		
10	Х	Sleep	Disabled	(BORRDY = 1)		
01	1	х	Active	Waits for BOR ready <sup>(1)</sup> (BORRDY = 1)		
	0	Х	Disabled	Begins immediately		
00	Х	Х	Disabled	(BORRDY = x)		

TABLE 6-1:BOR OPERATING MODES

Note 1: In these specific cases, "release of POR" and "wake-up from Sleep," there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

## 6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

## 6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold. BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

## 6.2.3 BOR CONTROLLED BY SOFTWARE


When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

# PIC16(L)F1508/9





# 6.3 Register Definitions: BOR Control

# REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	R/W-0/u	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	BORFS	—	—	—	—	—	BORRDY
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	<pre>SBOREN: Software Brown-Out Reset Enable bit If BOREN &lt;1:0&gt; in Configuration Words = 01: 1 = BOR Enabled 0 = BOR Disabled If BOREN &lt;1:0&gt; in Configuration Words ≠ 01: SBOREN is read/write, but has no effect on the BOR</pre>
bit 6	BORFS: Brown-Out Reset Fast Start bit <sup>(1)</sup> <u>If BOREN &lt;1:0&gt; = 10 (Disabled in Sleep) or BOREN&lt;1:0&gt; = 01 (Under software control):</u> 1 = Band gap is forced on always (covers sleep/wake-up/operating cases) 0 = Band gap operates normally, and may turn off <u>If BOREN&lt;1:0&gt; = 11 (Always on) or BOREN&lt;1:0&gt; = 00 (Always off)</u> BORFS is Read/Write, but has no effect.
bit 5-1	Unimplemented: Read as '0'
bit 0	<b>BORRDY:</b> Brown-Out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive
Note 1:	BOREN<1:0> bits are located in Configuration Words.

## 6.4 Low-Power Brown-Out Reset (LPBOR)

The Low-Power Brown-out Reset (LPBOR) operates like the BOR to detect low voltage conditions on the VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit (BOR) is changed to indicate that a BOR Reset has occurred. The BOR bit in PCON is used for both BOR and the LPBOR. Refer to Register 6-2.

The LPBOR voltage threshold (Lapboard) has a wider tolerance than the BOR (Vpor), but requires much less current (LPBOR current) to operate. The LPBOR is intended for use when the BOR is configured as disabled (BOREN = 00) or disabled in Sleep mode (BOREN = 10).

Refer to Figure 6-1 to see how the LPBOR interacts with other modules.

## 6.4.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

# 6.5 MCLR

The  $\overline{\text{MCLR}}$  is an optional external input that can reset the device. The  $\overline{\text{MCLR}}$  function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 6-2).

# TABLE 6-2:MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

# 6.5.1 MCLR ENABLED

When  $\overline{\text{MCLR}}$  is enabled and the pin is held low, the device is held in Reset. The  $\overline{\text{MCLR}}$  pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

# **Note:** A Reset does not drive the MCLR pin low.

# 6.5.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 11.3 "PORTA Registers"** for more information.

# 6.6 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See Section 9.0 "Watchdog Timer (WDT)" for more information.

# 6.7 RESET Instruction

A RESET instruction will cause a device Reset. The  $\overline{RI}$  bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

# 6.8 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See Section 3.5.2 "Overflow/Underflow Reset" for more information.

# 6.9 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

# 6.10 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the  $\overline{\text{PWRTE}}$  bit of Configuration Words.

# 6.11 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:


- 1. Power-up Timer runs to completion (if enabled).
- 2. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information.

The Power-up Timer runs independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer will expire. Upon bringing MCLR high, the device will begin execution after 10 Foss cycles (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.

# PIC16(L)F1508/9





## 6.12 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON registers are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RWDT	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	1	0	x	1	1	Power-on Reset
0	0	1	1	1	0	x	0	х	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	1	0	x	x	0	Illegal, PD is set on POR
0	0	u	1	1	u	0	1	1	Brown-out Reset
u	u	0	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

## TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

## TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u muumuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 muumuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and the Global Interrupt Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

# 6.13 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON register bits are shown in Register 6-2.

# 6.14 Register Definitions: Power Control

## REGISTER 6-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	—	RWDT	RMCLR	RI	POR	BOR
bit 7						•	bit 0

	anad by barrely		LIC - Dit is set by bardware					
	eared by hardw		HS = Bit is set by hardware					
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'					
u = Bit is unch	nanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cleared	q = Value depends on condition					
bit 7		ack Overflow Flag bit						
		Overflow occurred Overflow has not occurred	l or cloared by firmware					
bit 6								
		ack Underflow Flag bit						
<ul> <li>1 = A Stack Underflow occurred</li> <li>0 = A Stack Underflow has not occurred or cleared by firmware</li> </ul>								
bit 5		Unimplemented: Read as '0'						
bit 4	<u> </u>	RWDT: Watchdog Timer Reset Flag bit						
		dog Timer Reset has not o						
		•	rred (cleared by hardware)					
bit 3	RMCLR: MC	LR Reset Flag bit						
		Reset has not occurred or						
	0 = A MCLR	Reset has occurred (clear	red by hardware)					
bit 2		struction Flag bit						
			executed or set by firmware					
			cuted (cleared by hardware)					
bit 1		-On Reset Status bit						
		er-on Reset occurred	be set in software after a Power-on Reset occurs)					
bit 0		-Out Reset Status bit	be set in soliware aller a Fower-on Reset occurs					
		n-out Reset Status bit						
			be set in software after a Power-on Reset or Brown-out Res					

Name	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4		Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	BORFS				_	_	BORRDY	64
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	68
STATUS		_	— TO PD Z DC					С	19
WDTCON	—	—		V	SWDTEN	88			

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

 TABLE 6-6:
 SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8		—	FCMEN	IESO CLKOUTEN		BORE	N<1:0>	_	40
CONFIGT	7:0	CP	MCLRE	PWRTE	WD	WDTE<1:0>		FOSC<2:0>		43
	13:8	_	—	LVP	—	LPBOR	BORV	STVREN	_	10
CONFIG2	7:0	_	_	_	_	_	_	WRT	<1:0>	43

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

# 7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.





# 7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1, PIE2 and PIE3 registers)

The INTCON, PIR1, PIR2 and PIR3 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- Current prefetched instruction is flushed
- GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See "Section 7.5 "Automatic Context Saving".")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
  - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.


# 7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7-3 for more details.

# PIC16(L)F1508/9



Fosc	VVVV Q1 Q2 Q3 Q4	/////  a1 a2 a3 a4	/////  a1 a2 a3 a4	1 a2 a3 a4		/////  Q1 Q2 Q3 Q4	1 a2 a3 a4	\_\_\  a1 a2 a3 a4
				pt Sampled Q1				
Interrupt								
GIE								
PC	PC-1	PC	PC	+1	0004h	0005h		
Execute	1-Cycle Insti	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
	(		PC+1/FSR	\ / New PC/		\		
PC	PC-1	PC	ADDR	PC+1	0004h	0005h		)
Execute	2-Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
N N			TORNEDR	1011	10.2			/
Execute	3-Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	P	0+2	0004h	0005h
Execute	3-Cycle Insti	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)



3: For minimum width of INT pulse, refer to AC specifications in Section 29.0 "Electrical Specifications".

4: INTF is enabled to be set any time during the Q4-Q1 cycles.

## 7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to Section 8.0 "Power-Down Mode (Sleep)" for more details.

## 7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION\_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

## 7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

## 7.6 Register Definitions: Interrupt Control

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	
GIE <sup>(1)</sup>	PEIE <sup>(2)</sup>	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF <sup>(3)</sup>	
bit 7							bit (	
Legend:								
R = Readal	ble bit	W = Writable	bit	•	mented bit, read			
u = Bit is ur	0	x = Bit is unkr						
1' = Bit is s	et	'0' = Bit is cle	ared					
bit 7	GIE: Global I	Interrupt Enable	e bit <sup>(1)</sup>					
	0 = Disables	•						
bit 6	1 = Enables	eral Interrupt E all active periph all peripheral ir	neral interrupts	3				
bit 5	1 = Enables	ner0 Overflow Ir the Timer0 inter the Timer0 inter	rrupt	e bit				
bit 4	1 = Enables	kternal Interrupt the INT externa the INT externa	l interrupt					
bit 3	1 = Enables	upt-on-Change the interrupt-on the interrupt-or	-change					
bit 2	1 = TMR0 re	er0 Overflow Ir gister has overf gister did not ov	lowed	it				
bit 1	1 = The INT	kternal Interrupt external interru external interru	pt occurred	ır				
bit 0	1 = When at	upt-on-Change least one of the the interrupt-on	e interrupt-on-	change pins ch				
Note 1:	Interrupt flag bits enable bit or the appropriate interr	Global Interrupt	Enable bit, G	IE of the INTCO	ON register. Use			
2:	Bit PEIE of the IN	NTCON register	must be set t	o enable any p	eripheral interru	upt.		
	The IOCIF Flag b							

### REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0				
TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	—	TMR2IE	TMR1IE				
bit 7							bit (				
Legend:											
R = Readable	hit	W = Writable	hit	II – Unimpler	nented bit, read	1 26 (0)					
u = Bit is unch		x = Bit is unkr		•		R/Value at all o	thar Resots				
'1' = Bit is set	ungeu	'0' = Bit is cle									
bit 7	TMR1GIE: T	imer1 Gate Inte	errupt Enable I	oit							
	1 = Enables the Timer1 gate acquisition interrupt										
	0 = Disables the Timer1 gate acquisition interrupt										
bit 6	ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit										
	<ol> <li>Enables the ADC interrupt</li> <li>Disables the ADC interrupt</li> </ol>										
			-	.,							
bit 5		RT Receive Inter		it							
	<ul> <li>1 = Enables the USART receive interrupt</li> <li>0 = Disables the USART receive interrupt</li> </ul>										
bit 4	TXIE: USART Transmit Interrupt Enable bit										
	1 = Enables the USART transmit interrupt										
	0 = Disables the USART transmit interrupt										
bit 3	SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit										
	1 = Enables the MSSP interrupt										
	0 = Disables the MSSP interrupt										
bit 2	-	nted: Read as '									
bit 1		IR2 to PR2 Mat									
	<ul> <li>1 = Enables the Timer2 to PR2 match interrupt</li> <li>0 = Disables the Timer2 to PR2 match interrupt</li> </ul>										
bit 0				•							
	<b>TMR1IE:</b> Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt										
		the Timer1 ove									
Note: Bit	PEIE of the IN	ITCON register	must he								
		peripheral inter									

## REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0					
OSFIE	C2IE	C1IE	—	BCL1IE	NCO1IE	_	_					
bit 7					1 1		bit 0					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'						
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOF	R/Value at all c	other Resets					
'1' = Bit is set		'0' = Bit is clea	ared									
bit 7		lator Fail Interru	•	t								
		<ul> <li>= Enables the Oscillator Fail interrupt</li> <li>= Disables the Oscillator Fail interrupt</li> </ul>										
bit 6				t								
bit o	•	<b>C2IE:</b> Comparator C2 Interrupt Enable bit 1 = Enables the Comparator C2 interrupt										
	0 = Disables the Comparator C2 interrupt											
bit 5	C1IE: Compa	C1IE: Comparator C1 Interrupt Enable bit										
	1 = Enables the Comparator C1 interrupt											
		the Comparato	•	ot								
bit 4	Unimplemen	ted: Read as '	0'									
bit 3		SP Bus Collisio										
		the MSSP Bus										
bit 2		the MSSP Bus		•	bla bit							
DIL 2		-		or Interrupt Ena								
	<ul> <li>1 = Enables the NCO interrupt</li> <li>0 = Disables the NCO interrupt</li> </ul>											
bit 1-0		ted: Read as '	•									
	-											
Note: Bit	PEIE of the IN	TCON register	must he									
	t to enable any	•										

set to enable any peripheral interrupt.

			-									
U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0					
	—	—	_	CLC4IE	CLC3IE	CLC2IE	CLC1IE					
bit 7							bit 0					
Legend:												
R = Reada	ble bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'						
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other F							ther Resets					
'1' = Bit is s	set	'0' = Bit is cle	ared									
bit 7-4	Unimplemented: Read as '0'											
bit 3	CLC4IE: Cor	nfigurable Logic	Block 4 Inter	rupt Enable bit								
	1 = Enables	1 = Enables the CLC 4 interrupt										
	0 = Disables	the CLC 4 inte	rrupt									
bit 2	CLC3IE: Cor	nfigurable Logic	Block 3 Inter	rupt Enable bit								
		1 = Enables the CLC 3 interrupt										
		the CLC 3 inte	•									
bit 1		•		rupt Enable bit								
		the CLC 2 inter										
1.11.0		0 = Disables the CLC 2 interrupt										
bit 0		•		rupt Enable bit								
		<ul> <li>E Enables the CLC 1 interrupt</li> <li>D = Disables the CLC 1 interrupt</li> </ul>										
			nupt									
		TOON										
Note:	Bit PEIE of the IN	-										

#### **REGISTER 7-4: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3**

set to enable any peripheral interrupt. 

R/W-0/0	) R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0				
TMR1G	F ADIF	RCIF	TXIF	SSP1IF	_	TMR2IF	TMR1IF				
bit 7		·					bit 0				
Legend:											
R = Reada	ıble bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'					
u = Bit is u	nchanged	x = Bit is unk	nown	-n/n = Value at POR and BOR/Value at all other Rese							
'1' = Bit is	set	'0' = Bit is cle	ared	ed							
bit 7	TMR1GIF:	Timer1 Gate Inte	errupt Flag bit								
		ot is pending ot is not pending									
bit 6	ADIF: ADC	Interrupt Flag b	it								
		ot is pending ot is not pending									
bit 5	RCIF: USA	RT Receive Inte	rrupt Flag bit								
		ot is pending ot is not pending									
bit 4	TXIF: USA	RT Transmit Inte	rrupt Flag bit								
		ot is pending ot is not pending									
bit 3	SSP1IF: S	SSP1IF: Synchronous Serial Port (MSSP) Interrupt Flag bit									
		ot is pending ot is not pending									
bit 2	Unimplem	ented: Read as	ʻ0'								
bit 1	<b>TMR2IF:</b> ⊺	TMR2IF: Timer2 to PR2 Interrupt Flag bit									
		ot is pending ot is not pending									
bit 0	TMR1IF: ⊺	imer1 Overflow I	nterrupt Flag b	oit							
		ot is pending ot is not pending									
Note:	condition occurs its correspondin Interrupt Enable register. User se	s are set when ar , regardless of th g enable bit or th e bit, GIE of the oftware should en rupt flag bits are o tterrupt.	e state of ne Global INTCON nsure the								

## REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0				
OSFIF	C2IF	C1IF	_	BCL1IF	NCO1IF		—				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable I	bit	U = Unimplen	nented bit, read	as '0'					
u = Bit is uncl	hanged	x = Bit is unkn	iown	-n/n = Value a	at POR and BOF	R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is clea	ared								
bit 7		illator Fail Interru	ipt Flag bit								
	1 = Interrupt is pending 0 = Interrupt is not pending										
bit 6	C2IF: Comparator C2 Interrupt Flag bit										
	1 = Interrupt		ipt Flag bit								
		0 = Interrupt is not pending									
bit 5	C1IF: Comparator C1 Interrupt Flag bit										
	1 = Interrupt is pending										
	0 = Interrupt	is not pending									
bit 4	Unimpleme	nted: Read as '0	)'								
bit 3	BCL1IF: MSSP Bus Collision Interrupt Flag bit										
	1 = Interrupt is pending 0 = Interrupt is not pending										
<b>h</b> :+ 0	•			n Elea bit							
bit 2	1 = Interrupt	merically Contro	lied Oscillato	or Flag bit							
		is not pending									
bit 1-0	-	nted: Read as '	)'								
	-										
Note: Int	errupt flag bits	are set when an	interrupt								
		regardless of the									
		enable bit or the									
Int	errupt Enable	bit, GIE of the	INTCON								

### REGISTER 7-6: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

register. User software should ensure the appropriate interrupt flag bits are clear prior

to enabling an interrupt.

				DAM O/C	DAM O/C	DAM O/C	DAM O/C				
U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
			—	CLC4IF	CLC3IF	CLC2IF	CLC1IF				
bit 7							bit 0				
Legend:											
R = Read	dable bitW = Writable bitU = Unimplemented bit, read as '0'										
u = Bit is	unchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets				
'1' = Bit i	s set	'0' = Bit is clea	ared								
bit 7-4	Unimpleme	Unimplemented: Read as '0'									
bit 3	CLC4IF: Cor	CLC4IF: Configurable Logic Block 4 Interrupt Flag bit									
	1 = Interrupt										
	0 = Interrupt is not pending										
bit 2	CLC3IF: Cor	nfigurable Logic	Block 3 Inter	rupt Flag bit							
		1 = Interrupt is pending									
	•	is not pending									
bit 1		CLC2IF: Configurable Logic Block 2 Interrupt Flag bit									
		1 = Interrupt is pending									
	•	0 = Interrupt is not pending									
bit 0		nfigurable Logic	Block 1 Inter	rupt Flag bit							
		1 = Interrupt is pending 0 = Interrupt is not pending									
	0 – mienupi	is not pending									
Note:	Interrupt flag bits a										
	condition occurs,										
	its corresponding Enable bit, GIE of										
	User software	should ensu	•								
	appropriate interru										
	the superbolism of the tracks		-								

## REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

to enabling an interrupt.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>			154
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	—	TMR2IE	TMR1IE	76
PIE2	OSFIE	C2IE	C1IE	_	BCL1IE	NCO1IE	_	—	77
PIE3	_	_	_	_	CLC4IE	CLC3IE	CLC2IE	CLC1IE	78
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	—	TMR2IF	TMR1IF	79
PIR2	OSFIF	C2IF	C1IF	_	BCL1IF	NCO1IF	_	—	80
PIR3		_			CLC4IF	CLC3IF	CLC2IF	CLC1IF	81

#### TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by interrupts.

## 8.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a  $\ensuremath{\mathtt{SLEEP}}$  instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. TO bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 and peripherals that operate from Timer1 continue operation in Sleep when the Timer1 clock source selected is:
  - LFINTOSC
  - T1CKI
  - Timer1 oscillator
- 7. ADC is unaffected, if the dedicated FRC oscillator is selected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 9. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- · CWG, NCO and CLC modules using HFINTOSC

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include the FVR module. See **Section 13.0 "Fixed Voltage Reference (FVR)"** for more information on this module.

#### 8.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 6.12** "**Determining the Cause of a Reset**".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.


The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

#### 8.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP.
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.



### 8.2 Low-Power Sleep Mode

This device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

Low-Power Sleep mode allows the user to optimize the operating current in Sleep. Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register, putting the LDO and reference circuitry in a low-power state whenever the device is in Sleep.

## 8.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the Default Operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

### 8.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The LDO will remain in the Normal Power mode when those peripherals are enabled. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- External interrupt pin/Interrupt-on-change pins
- Timer1 (with external clock source)

The Complementary Waveform Generator (CWG), the Numerically Controlled Oscillator (NCO) and the Configurable Logic Cell (CLC) modules can utilize the HFINTOSC oscillator as either a clock source or as an input source. Under certain conditions, when the HFINTOSC is selected for use with the CWG, NCO or CLC modules, the HFINTOSC will remain active during Sleep. This will have a direct effect on the Sleep mode current.

Please refer to sections Section 24.5 "Operation During Sleep", 25.7 "Operation In Sleep" and 26.10 "Operation During Sleep" for more information.

The PIC16LF1508/9 does not have a con-Note: figurable Low-Power Sleep mode. PIC16LF1508/9 is an unregulated device and is always in the lowest power state when in Sleep, with no wake-up time penalty. This device has a lower maximum the VDD and I/O than voltage PIC16F1508/9. See Section 29.0 "Electrical Specifications" for more information.

## 8.3 Register Definitions: Voltage Regulator Control

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1
—	—		—		—	VREGPM	Reserved
bit 7							bit 0
Legend:							

## **REGISTER 8-1:** VREGCON: VOLTAGE REGULATOR CONTROL REGISTER<sup>(1)</sup>

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

- 1 = Low-Power Sleep mode enabled in Sleep<sup>(2)</sup>
   Draws lowest current in Sleep, slower wake-up
- 0 = Normal Power mode enabled in Sleep<sup>(2)</sup>
   Draws higher current in Sleep, faster wake-up
- bit 0 **Reserved:** Read as '1'. Maintain this bit set.

Note 1: PIC16F1508/9 only.

2: See Section 29.0 "Electrical Specifications".

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
IOCAF	—		IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	121
IOCAN	—		IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	121
IOCAP	—		IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	121
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	_	—	_	_	122
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	_	_	_	_	122
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	_		_	_	122
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	—	TMR2IE	TMR1IE	76
PIE2	OSFIE	C2IE	C1IE	—	BCL1IE	NCO1IE	_	_	77
PIE3	—		_	—	CLC4IE	CLC3IE	CLC2IE	CLC1IE	78
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	—	TMR2IF	TMR1IF	78
PIR2	OSFIF	C2IF	C1IF	—	BCL1IF	NCO1IF	_	_	78
PIR3	—	_	—	—	CLC4IF	CLC3IF	CLC2IF	CLC1IF	81
STATUS	—	—	—	TO	PD	Z	DC	С	19
WDTCON		_		V	VDTPS<4:0	>		SWDTEN	88

#### TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.

bit 1 VREGPM: Voltage Regulator Power Mode Selection bit


## 9.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- Independent clock source
- Multiple operating modes
  - WDT is always on
  - WDT is off when in Sleep
  - WDT is controlled by software
  - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple Reset conditions
- · Operation during Sleep





#### 9.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See **Section 29.0 "Electrical Specifications"** for the LFINTOSC tolerances.

#### 9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

#### 9.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

#### 9.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

#### 9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	Х	Х	Active
1.0		Awake	Active
10	Х	Sleep	Disabled
0.1	1	х	Active
01	0	х	Disabled
00	х	х	Disabled

#### TABLE 9-1: WDT OPERATING MODES

#### 9.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

#### 9.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- · Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- Oscillator fail
- WDT is disabled
- Oscillator Start-up Timer (OST) is running

See Table 9-2 for more information.

#### 9.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting. When the device exits Sleep, the WDT is cleared again.

The WDT remains clear until the OST, if enabled, completes. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The  $\overline{TO}$  and  $\overline{PD}$  bits in the STATUS register are changed to indicate the event. The RWDT bit in the PCON register can also be used. See Section 3.0 "Memory Organization" for more information.

TABLE 9-2:	WDT CLEARING CONDITIONS
------------	-------------------------

Conditions	WDT
WDTE<1:0> = 00	
WDTE<1:0> = 01 and SWDTEN = 0	
WDTE<1:0> = 10 and enter Sleep	Cleared
CLRWDT Command	Cleared
Oscillator Fail Detected	
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST
Change INTOSC divider (IRCF bits)	Unaffected

## 9.6 Register Definitions: Watchdog Timer Control

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0		
_				WDTPS<4:0	>		SWDTEN		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
u = Bit is unc	hanged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is set	t	'0' = Bit is clea	ared						
bit 7-6	Unimpleme	ented: Read as '	o'						
bit 5-1	WDTPS<4:	0>: Watchdog Ti	mer Period So	elect bits <sup>(1)</sup>					
		Prescale Rate							
		Reserved. Results	s in minimum	interval (1:32)					
	•			( )					
	•								
	•								
	10011 <b>= F</b>	Reserved. Results	s in minimum	interval (1:32)					
	10010 <b>= 1</b>	:8388608 (2 <sup>23</sup> ) (	nterval 256s	nominal)					
	10001 = 1	10010 = 1:8388608 ( $2^{23}$ ) (Interval 256s nominal) 10001 = 1:4194304 ( $2^{22}$ ) (Interval 128s nominal)							
	10000 <b>= 1</b>	10000 = 1:2097152 (2 <sup>21</sup> ) (Interval 64s nominal)							
	01111 <b>= 1</b>	01111 = 1:1048576 ( $2^{20}$ ) (Interval 32s nominal)							
	01110 = 1	01110 = $1:524288$ ( $2^{19}$ ) (Interval 16s nominal)							
	01101 = 1	:262144 (2 <sup>18</sup> ) (In :131072 (2 <sup>17</sup> ) (In	terval 8s non	ninal)					
		:65536 (Interval							
		01010 = 1:32768 (Interval 1s nominal) 01001 = 1:16384 (Interval 512 ms nominal)							
	01000 = 1	:8192 (Interval 2	56 ms nomina	al)					
		:4096 (Interval 1							
		:2048 (Interval 6							
		:1024 (Interval 3)		)					
		:512 (Interval 16 :256 (Interval 8 r	,						
		00010 = 1:128 (Interval 4 ms nominal) 00001 = 1:64 (Interval 2 ms nominal)							
	00000 = 1	:32 (Interval 1 m	s nominal)						
bit 0	SWDTEN:	Software Enable/	Disable for W	atchdog Timer	bit				
	<u>If WDTE&lt;1:</u>								
	This bit is ig								
	If WDTE<1:								
	1 = WDT is 0 = WDT is								
	<u>If WDTE&lt;1</u> :								
	This bit is ig								

#### **REGISTER 9-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER**

Note 1: Times are approximate. WDT time is based on 31 kHz LFINTOSC.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	—		IRCF<3:0>				SCS	<1:0>	59
PCON	STKOVF	STKUNF	—	RWDT	RMCLR	RI	POR	BOR	68
STATUS	—	—	—	TO	PD	Z	DC	С	19
WDTCON	—	—	— WDTPS<4:0>			>		SWDTEN	88

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

#### TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		—	FCMEN	IESO	CLKOUTEN	BORE	N<1:0>	—	
CONFIG1	7:0	CP	MCLRE	PWRTE	WDT	E<1:0>		FOSC<2:0>		41

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

## 10.0 FLASH PROGRAM MEMORY CONTROL

The Flash program memory is readable and writable during normal operation over the full VDD range. Program memory is indirectly addressed using Special Function Registers (SFRs). The SFRs used to access program memory are:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH


When accessing the program memory, the PMDATH:PMDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the PMADRH:PMADRL register pair forms a 2-byte word that holds the 15-bit address of the program memory location being read.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

The Flash program memory can be protected in two ways; by code protection (CP bit in Configuration Words) and write protection (WRT<1:0> bits in Configuration Words).

Code protection ( $\overline{CP} = 0$ )<sup>(1)</sup>, disables access, reading and writing, to the Flash program memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a Bulk Erase to the device, clearing all Flash program memory, Configuration bits and User IDs.

Write protection prohibits self-write and erase to a portion or all of the Flash program memory, as defined by the bits WRT<1:0>. Write protection does not affect a device programmers ability to read, write or erase the device.



#### 10.1 PMADRL and PMADRH Registers

The PMADRH:PMADRL register pair can address up to a maximum of 32K words of program memory. When selecting a program address value, the MSB of the address is written to the PMADRH register and the LSB is written to the PMADRL register.

#### 10.1.1 PMCON1 AND PMCON2 REGISTERS

PMCON1 is the control register for Flash program memory accesses.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared by hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

The PMCON2 register is a write-only register. Attempting to read the PMCON2 register will return all '0's.

To enable writes to the program memory, a specific pattern (the unlock sequence), must be written to the PMCON2 register. The required unlock sequence prevents inadvertent writes to the program memory write latches and Flash program memory.

## **10.2** Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the PMDATH:PMDATL register pair.

Note: If the user wants to modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, new data and retained data can be written into the write latches to reprogram the row of Flash program memory. How- ever, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations

See Table 10-1 for Erase Row size and the number of write latches for Flash program memory.

TABLE 10-1:	FLASH MEMORY
	ORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)
PIC16(L)F1508	32	32
PIC16(L)F1509	32	52

## 10.2.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the desired address to the PMADRH:PMADRL register pair.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Then, set control bit RD of the PMCON1 register.


Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle, in the PMDATH:PMDATL register pair; therefore, it can be read as two bytes in the following instructions.


PMDATH:PMDATL register pair will hold this value until another read or until it is written to by the user.

Note:	The two instructions following a program
	memory read are required to be NOPS.
	This prevents the user from executing a
	2-cycle instruction on the next instruction
	after the RD bit is set.



#### FLASH PROGRAM MEMORY READ FLOWCHART





#### FIGURE 10-2: FLASH PROGRAM MEMORY READ CYCLE EXECUTION

#### EXAMPLE 10-1: FLASH PROGRAM MEMORY READ

\* This code block will read 1 word of program

- \* memory at the memory address:
- PROG\_ADDR\_HI : PROG\_ADDR\_LO
- \* data will be returned in the variables;
- \* PROG\_DATA\_HI, PROG\_DATA\_LO

BANKSEL	PMADRL	; Select Bank for PMCON registers
MOVLW	PROG_ADDR_LO	;
MOVWF	PMADRL	; Store LSB of address
MOVLW	PROG_ADDR_HI	;
MOVWF	PMADRH	; Store MSB of address
BCF BSF NOP NOP	PMCON1,CFGS PMCON1,RD	<pre>; Do not select Configuration Space ; Initiate read ; Ignored (Figure 10-2) ; Ignored (Figure 10-2)</pre>
MOVF	PMDATL,W	; Get LSB of word
MOVWF	PROG_DATA_LO	; Store in user location
MOVF	PMDATH,W	; Get MSB of word
MOVWF	PROG_DATA_HI	; Store in user location

#### 10.2.2 FLASH MEMORY UNLOCK SEQUENCE

The unlock sequence is a mechanism that protects the Flash program memory from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- Row Erase
- · Load program memory write latches
- Write of program memory write latches to program memory
- Write of program memory write latches to User IDs

The unlock sequence consists of the following steps:


- 1. Write 55h to PMCON2
- 2. Write AAh to PMCON2
- 3. Set the WR bit in PMCON1
- 4. NOP instruction
- 5. NOP instruction

Once the WR bit is set, the processor will always force two NOP instructions. When an Erase Row or Program Row operation is being performed, the processor will stall internal operations (typical 2 ms), until the operation is complete and then resume with the next instruction. When the operation is loading the program memory write latches, the processor will always force the two NOP instructions and continue uninterrupted with the next instruction.

Since the unlock sequence must not be interrupted, global interrupts should be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

### FIGURE 10-3:

#### FLASH PROGRAM MEMORY UNLOCK SEQUENCE FLOWCHART



#### 10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

#### See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions immediately following the WR bit set instruction. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

## FLOWCHART Rev. 10-000048A 7/30/2013 Start Erase Operation **Disable Interrupts** (GIE = 0) Select Program or Configuration Memory (CFGS) Select Row Address (PMADRH:PMADRL) Select Erase Operation (FREE = 1) Enable Write/Erase Operation (WREN = 1) Unlock Sequence (See Note 1) CPU stalls while Erase operation completes (2 ms typical) Disable Write/Erase Operation (WREN = 0)

Re-enable Interrupts (GIE = 1)

End Erase Operation

Note 1: See Figure 10-3.

**FLASH PROGRAM** 

**MEMORY ERASE** 

**FIGURE 10-4:** 

#### EXAMPLE 10-2: ERASING ONE ROW OF PROGRAM MEMORY

- ; This row erase routine assumes the following:
- ; 1. A valid address within the erase row is loaded in ADDRH:ADDRL

; 2. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F (common RAM)

	BCF	TNEGON GTE	· Dischla into as nominal company will ensure manage
	BANKSEL	INTCON,GIE PMADRI	; Disable ints so required sequences will execute properly
	MOVF	ADDRL,W	; Load lower 8 bits of erase address boundary
	MOVWF	PMADRL	, houd lower o bies of cluse address boundary
	MOVE	ADDRH, W	; Load upper 6 bits of erase address boundary
	MOVWF	PMADRH	, houd apper o bies of cluse address boundary
	BCF	PMCON1,CFGS	; Not configuration space
	BSF	PMCON1, FREE	
	BSF	PMCON1,WREN	; Enable writes
	MOVLW	55h	; Start of required sequence to initiate erase
	MOVWF	PMCON2	; Write 55h
nce nce	MOVLW	0AAh	;
line	MOVWF	PMCON2	; Write AAh
Required Sequence	BSF	PMCON1,WR	; Set WR bit to begin erase
	NOP		; NOP instructions are forced as processor starts
	NOP		; row erase of program memory.
			i
			; The processor stalls until the erase process is complete
			; after erase processor continues with 3rd instruction
	BCF	PMCON1,WREN	; Disable writes
		•	
	BSF	INTCON, GIE	; Enable interrupts

#### 10.2.4 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the address in PMADRH:PMADRL of the row to be programmed.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.


Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 10-5 (row writes to program memory with 32 write latches) for more details.

The write latches are aligned to the Flash row address boundary defined by the upper 10-bits of PMADRH:PMADRL, (PMADRH<6:0>:PMADRL<7:5>) with the lower five bits of PMADRL, (PMADRL<7:5>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the PMDATH:PMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.


- Note: The special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. If the unlock sequence is interrupted, writing to the latches or program memory will not be initiated.
- 1. Set the WREN bit of the PMCON1 register.
- 2. Clear the CFGS bit of the PMCON1 register.
- Set the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the PMADRH:PMADRL register pair with the address of the location to be written.
- 5. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.2.2 "Flash Memory Unlock Sequence"). The write latch is now loaded.
- 7. Increment the PMADRH:PMADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.2.2 "Flash Memory Unlock Sequence"). The entire program memory latch content is now written to Flash program memory.
- **Note:** The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 10-3. The initial address is loaded into the PMADRH:PMADRL register pair; the data is loaded using indirect addressing.





#### FIGURE 10-6: FLASH MEMORY WRITE FLOWCHART



## EXAMPLE 10-3: WRITING TO FLASH PROGRAM MEMORY (32 WRITE LATCHES)


; This	write rout	tine assumes the f	ollowing:
; 1. 64	4 bytes of	data are loaded,	starting at the address in DATA_ADDR
; 2. Ea	ach word of	f data to be writt	en is made up of two adjacent bytes in DATA_ADDR,
; store	ed in littl	le endian format	
; 3. A	valid star	rting address (the	Least Significant bits = 00000) is loaded in ADDRH:ADDRL
; 4. AI	DDRH and AI	DDRL are located i	n shared data memory 0x70 - 0x7F (common RAM)
;			
	BCF	INTCON,GIE	; Disable ints so required sequences will execute properly
	BANKSEL		; Bank 3
	MOVF		; Load initial address
	MOVWF		;
	MOVF	,	;
	MOVWF	PMADRL	
	MOVLW	_	; Load initial data address
	MOVWF	FSROL	; . Tond initial data adduces
	MOVLW	_	; Load initial data address
	MOVWF		; . National firmentian and a
	BCF		; Not configuration space ; Enable writes
	BSF		; Only Load Write Latches
	BSF	PMCON1,LWLO	, only Load write Latches
LOOP	MOVIW	FSR0++	; Load first data byte into lower
	MOVIW MOVWF		;
	MOVWF		' ; Load second data byte into upper
	MOVIW MOVWF		;
	MOVWE	PMDAIN	1
	MOVF	PMADRL,W	; Check if lower bits of address are '00000'
	XORLW		; Check if we're on the last of 32 addresses
	ANDLW		;
	BTFSC		; Exit if last of 32 words,
	GOTO		;
	MOVLW	55h	; Start of required write sequence:
	MOVWF		; Write 55h
βg	MOVLW	0AAh	;
enc	MOVWF	PMCON2	; Write AAh
Required Sequence	BSF	PMCON1,WR	; Set WR bit to begin write
Se Re	NOP		; NOP instructions are forced as processor
			; loads program memory write latches
	NOP		;
	INCF		; Still loading latches Increment address
	GOTO	LOOP	; Write next latches
START_V			
	BCF		; No more loading latches - Actually start Flash program
			; memory write
	MOUT	<b>F F b</b>	. Chart of manifold with a semicirculation
	MOVLW		; Start of required write sequence:
	MOVWF	PMCON2	; Write 55h
ed DCe	MOVLW		
Required Sequence	MOVWF	PMCON2	; Write AAh
Sec	BSF	PMCON1,WR	; Set WR bit to begin write
ш б	NOP		; NOP instructions are forced as processor writes
	NOD		; all the program memory write latches simultaneously
	NOP		; to program memory.
			; After NOPs, the processor
			; stalls until the self-write process in complete
	BCF		; after write processor continues with 3rd instruction ; Disable writes
	BCF BSF	PMCON1,WREN INTCON,GIE	; Disable writes ; Enable interrupts
	DUP	THICON, GIE	, madic incertapes

## 10.3 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

#### FIGURE 10-7: FLASH PROGRAM MEMORY MODIFY FLOWCHART



## 10.4 User ID, Device ID and Configuration Word Access

Instead of accessing program memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the PMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-2.

When read access is initiated on an address outside the parameters listed in Table 10-2, the PMDATH:PMDATL register pair is cleared, reading back '0's.

TABLE 10-2:	USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS $=$ 1)

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No


#### EXAMPLE 10-4: CONFIGURATION WORD AND DEVICE ID ACCESS

* PROG_ADD	This code block will read 1 word of program memory at the memory address: PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables; PROG_DATA_HI, PROG_DATA_LO					
BANKSEL	PMADRL	; Select correct Bank				
MOVLW	PROG_ADDR_LO	;				
MOVWF	PMADRL	; Store LSB of address				
CLRF	PMADRH	; Clear MSB of address				
BSF	PMCON1,CFGS	; Select Configuration Space				
BCF	INTCON,GIE	; Disable interrupts				
BSF	PMCON1,RD	; Initiate read				
NOP		; Executed (See Figure 10-2)				
NOP		; Ignored (See Figure 10-2)				
BSF	INTCON,GIE	; Restore interrupts				
MOVF	PMDATL,W	; Get LSB of word				
MOVWF	PROG_DATA_LO	; Store in user location				
MOVF	PMDATH,W	; Get MSB of word				
MOVWF	PROG_DATA_HI	; Store in user location				

### 10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

#### FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



### 10.6 Register Definitions: Flash Program Memory Control

## REGISTER 10-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PMDA	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '0	,	
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at F	POR and BOR/Valu	ue at all other Res	ets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0

PMDAT<7:0>: Read/write value for Least Significant bits of program memory

### REGISTER 10-2: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			PMDA	AT<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 PMDAT<13:8>: Read/write value for Most Significant bits of program memory

#### REGISTER 10-3: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	PMADR<7:0>						
bit 7	bit 7 bit 0						

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **PMADR<7:0>**: Specifies the Least Significant bits for program memory address

#### REGISTER 10-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)	PMADR<14:8>						
bit 7	bit 0						

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 PMADR<14:8>: Specifies the Most Significant bits for program memory address

Note 1: Unimplemented, read as '1'.

U-1	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q <sup>(2)</sup>	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD
oit 7	·		•				bit
Legend:							
R = Readal	ble bit	W = Writable b	it	U = Unimpleme	ented bit, read as	s 'O'	
S = Bit can	only be set	x = Bit is unkno	own	-n/n = Value at	POR and BOR/	Value at all other I	Resets
'1' = Bit is s	et	'0' = Bit is clea	red	HC = Bit is clea	ared by hardware	9	
bit 7	Unimplement	ed: Read as '1'					
bit 6	CFGS: Config	uration Select bit					
		configuration, Use		ID Registers			
		lash program me					
bit 5		Vrite Latches On					
						next WR comman	
		tiated on the nex				an programment	ory write laterie
bit 4		m Flash Erase E					
	•			VR command (ha	ardware cleared	upon completion)	)
	0 = Performs	a write operation	n on the next WF	R command			
bit 3	WRERR: Prog	ram/Erase Error	Flag bit				
				•	ce attempt or te	rmination (bit is s	et automatical
	•	et attempt (write ' ram or erase ope	,				
bit 2		•	•	u normany.			
DILZ	•	am/Erase Enable ogram/erase cyc					
	•	rogramming/eras		Flash			
bit 1	WR: Write Cor	<b>e</b>	0 1 0				
		program Flash	orogram/erase o	peration.			
		ation is self-timed			are once operation	on is complete.	
		bit can only be se			4		
	0	erase operation	to the Flash is co	omplete and inac	tive.		
bit 0	RD: Read Cor		and Dood toko		a algored in here	ware The DD hit	ann anly ha a
		ed) in software.		s one cycle. RD I	s cleared in hard	lware. The RD bit	. Carl Only De S
	``	initiate a program	n Flash read.				
Note 1:	Unimplemented bit,						
2:	The WRERR bit is a		by hardware whe	en a program me	mory write or era	ase operation is s	tarted (WR = 1
2.	The LWL O bit is ign	ored during a pro	aram memory e	rase operation (	PRFF = 1		

## REGISTER 10-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

3: The LWLO bit is ignored during a program memory erase operation (FREE = 1).

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
		Prog	gram Memory	Control Regist	er 2		
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
S = Bit can only	y be set	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

## REGISTER 10-6: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

#### bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

#### TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PMCON1	_(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	104
PMCON2	Program Memory Control Register 2								
PMADRL	PMADRL<7:0>								
PMADRH	_(1)			F	MADRH<6:0	>			103
PMDATL	PMDATL<7:0>								103
PMDATH	— — PMDATH<5:0>								103

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

**Note 1:** Unimplemented, read as '1'.

#### TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		—	FCMEN	IESO	CLKOUTEN	BORE	N<1:0>	—	
CONFIG1	7:0	CP	MCLRE	PWRTE	WE	)TE<1:0>		FOSC<2:0>	>	41
	13:8		_	LVP		LPBOR	BORV	STVREN	_	10
CONFIG2	7:0		_	_			_	WRT	<1:0>	43

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

## 11.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (analog select)
- WPUx (weak pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

#### TABLE 11-1: PORT AVAILABILITY PER DEVICE


Device	PORTA	PORTB	PORTC
PIC16(L)F1508/9	٠	٠	٠
PIC16(L)F1508/9	•	•	•

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSEL bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

#### FIGURE 11-1: GENERIC I/O PORT OPERATION



## 11.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 11-1. For this device family, the following functions can be moved between different pins.

- <u>ss</u>
- T1G
- CLC1
- NCO1

# These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

## 11.2 Register Definitions: Alternate Pin Function Control

### **REGISTER 11-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER**

U-0	U-0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0		
_	—	_	SSSEL	T1GSEL	_	CLC1SEL	NCO1SEL		
bit 7			•				bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'			
u = Bit is unch	hanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all of	ther Resets		
'1' = Bit is set	'1' = Bit is set '0' = Bit is cleared								
bit 7-5	Unimplement	ted: Read as '	0'						
bit 4	SSSEL: Pin S	election bit							
	$1 = \overline{SS}$ funct								
	0 = SS funct	ion is on RC6							
bit 3	T1GSEL: Pin								
	1 = T1G function is on RA3								
		ction is on RA	-						
bit 2	bit 2 Unimplemented: Read as '0'								
bit 1	CLC1SEL: Pin Selection bit								

- 1 =
   CLC1 function is on RC5

   0 =
   CLC1 function is on RA2

   bit 0
   NC01SEL: Pin Selection bit

   1 =
   NC01 function is on RC6
  - 0 = NCO1 function is on RC1

## 11.3 PORTA Registers

#### 11.3.1 DATA REGISTER

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 11-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input-only and its TRIS bit will always read as '1'. Example 11-1 shows how to initialize an I/O port.

Reading the PORTA register (Register 11-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

#### 11.3.2 DIRECTION CONTROL

The TRISA register (Register 11-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

#### 11.3.3 ANALOG CONTROL

The ANSELA register (Register 11-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELA bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

#### EXAMPLE 11-1: INITIALIZING PORTA

BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'00111000'	;Set RA<5:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

## 11.3.4 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC and comparator inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below in Table 11-2.

Pin Name	Function Priority <sup>(1)</sup>
RA0	ICSPDAT DAC1OUT1 RA0
RA1	RA1
RA2	DAC1OUT2 CLC1 <sup>(2)</sup> C1OUT PWM3 RA2
RA3	None
RA4	CLKOUT SOSCO RA4
RA5	SOSCI RA5

#### TABLE 11-2:PORTA OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.

2: Default pin (see APFCON register).

**3:** Alternate pin (see APFCON register).

## 11.4 Register Definitions: PORTA

U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x
—	—	RA5	RA4	RA3	RA2	RA1	RA0
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Reserved							ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

#### REGISTER 11-2: PORTA: PORTA REGISTER

bit 7-6	Unimplemented: Read as '0'
bit 5-0	RA<5:0>: PORTA I/O Value bits <sup>(1)</sup>
	1 = Port pin is <u>&gt;</u> Vін
	0 <b>= Port pin is <u>&lt;</u> V</b> IL

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

#### REGISTER 11-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	U-1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>TRISA&lt;5:4&gt;:</b> PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	Unimplemented: Read as '1'
	•

Note 1: Unimplemented, read as '1'.

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	
—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0	
bit 7	bit 7				· · · · · · · · · · · · · · · · · · ·		bit 0	
Legend:								
R = Readable	e bit	W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared		ared						
bit 7-6	Unimplemented: Read as '0'							
bit 5_4	$1 \text{ ATA}_5 \cdot 4 \text{ A}_5 \cdot 4 $							

## REGISTER 11-4: LATA: PORTA DATA LATCH REGISTER

- bit 5-4 LATA<5:4>: RA<5:4> Output Latch Value bits<sup>(1)</sup>
- bit 3 Unimplemented: Read as '0'
- bit 2-0 LATA<2:0>: RA<2:0> Output Latch Value bits<sup>(1)</sup>
- **Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

### REGISTER 11-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—		ANSA4		ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	<ul> <li>ANSA4: Analog Select between Analog or Digital Function on pins RA4, respectively</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> </ul>
bit 3	Unimplemented: Read as '0'
bit 2-0	<ul> <li>ANSA&lt;2:0&gt;: Analog Select between Analog or Digital Function on pins RA&lt;2:0&gt;, respectively</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> </ul>
Note 1:	When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0
bit 7							bit 0
L							
Legend:							

#### REGISTER 11-6: WPUA: WEAK PULL-UP PORTA REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-0	WPUA<5:0>: Weak Pull-up Register bits <sup>(3)</sup>
	1 = Pull-up enabled
	0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION\_REG register must be cleared for individual pull-ups to be enabled.

- 2: The weak pull-up device is automatically disabled if the pin is configured as an output.
- **3:** For the WPUA3 bit, when MCLRE = 1, weak pull-up is internally enabled, but not reported here.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	110
APFCON	_	-	-	SSSEL	T1GSEL	_	CLC1SEL	NCO1SEL	107
LATA	_	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	110
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		154
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	109
TRISA	_	_	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	109
WPUA			WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	111

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA. **Note 1:** Unimplemented, read as '1'.

TABLE 11-4: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8		_	FCMEN	IESO	CLKOUTEN	BOREN<1:0>		_	
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	DTE<1:0> FOSC<2:0>			41	

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

## 11.5 PORTB Registers

## 11.5.1 DATA REGISTER

PORTB is a 4-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 11-8). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., disable the output driver). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 11-1 shows how to initialize an I/O port.

Reading the PORTB register (Register 11-7) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATB).

#### 11.5.2 DIRECTION CONTROL

The TRISB register (Register 11-8) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

#### 11.5.3 ANALOG CONTROL

The ANSELB register (Register 11-10) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELB bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

## 11.5.4 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-5.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC and comparator inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below in Table 11-5.

Pin Name	Function Priority <sup>(1)</sup>
RB4	SDA RB4
RB5	RB5
RB6	SCL SCK RB6
RB7	CLC3 TX RB7

## TABLE 11-5: PORTB OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.

2: Default pin (see APFCON register).

3: Alternate pin (see APFCON register).

## 11.6 Register Definitions: PORTB

#### **REGISTER 11-7: PORTB: PORTB REGISTER**

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	U-0	U-0	U-0	U-0	
RB7	RB6	RB5	RB4	_	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-4	RB<7:4>: PORTB I/O Value bits <sup>(1)</sup>
	1 = Port pin is <u>&gt;</u> Vін
	0 = Port pin is <u>&lt;</u> Vı∟

bit 3-0 Unimplemented: Read as '0'

**Note 1:** Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

#### REGISTER 11-8: TRISB: PORTB TRI-STATE REGISTER

R/W-1/1	R/W-1/1	R/W-1/1 R/W-1/1		U-0	U-0 U-0		U-0
TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	RB<7:4>: PORTB Tri-State Control bits
	1 = PORTB pin configured as an input (tri-stated)
	0 = PORTB pin configured as an output
bit 3-0	Unimplemented: Read as '0'

REGISTER 11-9:	LATB: PORTB DATA LATCH REGISTER
----------------	---------------------------------

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	
LATB7	LATB6	LATB5	LATB4	—	—	—	—	
bit 7				·			bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set '0' = Bit is cleared								

bit 7-4 LATB<7:4>: RB<7:4> Output Latch Value bits<sup>(1)</sup>

bit 3-0 Unimplemented: Read as '0'

**Note 1:** Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

#### REGISTER 11-10: ANSELB: PORTB ANALOG SELECT REGISTER

bit 7							bit 0
—	—	ANSB5	ANSB4	—	—	_	—
U-0	U-0	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### bit 7-6 Unimplemented: Read as '0'

bit 5-4 **ANSB<5:4>**: Analog Select between Analog or Digital Function on pins RB<5:4>, respectively 1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

0 = Digital I/O. Pin is assigned to port or digital special function.

#### bit 3-0 Unimplemented: Read as '0'

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0		
WPUB7	WPUB6	WPUB5	WPUB4				_		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set '0' = Bit is cleared									

## **REGISTER 11-11: WPUB: WEAK PULL-UP PORTB REGISTER**<sup>(1),(2)</sup>

bit 7-4	WPUB<7:4>: Weak Pull-up Register bits
	1 = Pull-up enabled
	0 = Pull-up disabled

bit 3-0 Unimplemented: Read as '0'

- Note 1: Global WPUEN bit of the OPTION\_REG register must be cleared for individual pull-ups to be enabled.
  - 2: The weak pull-up device is automatically disabled if the pin is configured as an output.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB		—	ANSB5	ANSB4		-		—	114
APFCON	_	—	_	SSSEL	T1GSEL	_	CLC1SEL	NCO1SEL	107
LATB	LATB7	LATB6	LATB5	LATB4				_	114
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		154
PORTB	RB7	RB6	RB5	RB4	_	_	_	—	113
TRISB	TRISB7	TRISB6	TRISB5	TRISB4				_	113
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	115

 TABLE 11-6:
 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.**Note 1:**Unimplemented, read as '1'.

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8			FCMEN	IESO	CLKOUTEN	BOREI	N<1:0>	—	
CONFIG1 7:0 CP		CP	MCLRE	PWRTE	WDTE	E<1:0>		FOSC<2:0>		41

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by PORTB.

## 11.7 PORTC Registers

## 11.7.1 DATA REGISTER

PORTC is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 11-13). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., disable the output driver). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 11-1 shows how to initialize an I/O port.

Reading the PORTC register (Register 11-12) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

## 11.7.2 DIRECTION CONTROL

The TRISC register (Register 11-13) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

## 11.7.3 ANALOG CONTROL

The ANSELC register (Register 11-15) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELC bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

# 11.7.4 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-8.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input and some digital input functions are not included in the output priority list. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the output priority list.

Pin Name	Function Priority <sup>(1)</sup>
RC0	CLC2
	RC0
RC1	NCO1 <sup>(2)</sup>
	PWM4
	RC1
RC2	RC2
RC3	PWM2
	RC3
RC4	CWG1B
	CLC4
	C2OUT
	RC4
RC5	CWG1A
	CLC1 <sup>(3)</sup>
	PWM1
	RC5
RC6	NCO1 <sup>(3)</sup>
	RC6
RC7	SDO
	RC7
Note 1. Priority lis	ted from highest to lowest

## TABLE 11-8: PORTC OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.

2: Default pin (see APFCON register).

3: Alternate pin (see APFCON register).

## 11.8 Register Definitions: PORTC

## REGISTER 11-12: PORTC: PORTC REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set '0' = Bit is cleared							

bit 7-0 **RC<7:0>**: PORTC General Purpose I/O Pin bits 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

#### REGISTER 11-13: TRISC: PORTC TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISC7  | TRISC6  | TRISC5  | TRISC4  | TRISC3  | TRISC2  | TRISC1  | TRISC0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISC<7:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

## REGISTER 11-14: LATC: PORTC DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATC7   | LATC6   | LATC5   | LATC4   | LATC3   | LATC2   | LATC1   | LATC0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATC<7:0>: PORTC Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

## REGISTER 11-15: ANSELC: PORTC ANALOG SELECT REGISTER

ANSC7         ANSC6         —         ANSC3         ANSC2         ANSC1         ANSC0           bit 7             bit 0	R/W-1/1	R/W-1/1	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
bit 7 bit 0	ANSC7	ANSC6	—	—	ANSC3	ANSC2	ANSC1	ANSC0
	bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	<ul> <li>ANSC&lt;7:6&gt;: Analog Select between Analog or Digital Function on pins RC&lt;7:6&gt;, respectively</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> </ul>
bit 5-4	Unimplemented: Read as '0'
bit 3-0	<ul> <li>ANSC&lt;3:0&gt;: Analog Select between Analog or Digital Function on pins RC&lt;3:0&gt;, respectively</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> </ul>

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

#### TABLE 11-9: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	ANSC7	ANSC6	_		ANSC3	ANSC2	ANSC1	ANSC0	118
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	117
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	117
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	117

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

## 12.0 INTERRUPT-ON-CHANGE

The PORTA and PORTB pins can be configured to operate as Interrupt-on-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 12-1 is a block diagram of the IOC module.

## 12.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

## 12.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

## 12.3 Interrupt Flags

The IOCAFx and IOCBFx bits located in the IOCAF and IOCBF registers, respectively, are status flags that correspond to the interrupt-on-change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx and IOCBFx bits.

## 12.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx and IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

#### EXAMPLE 12-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F


## 12.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.

# PIC16(L)F1508/9





## 12.6 Register Definitions: Interrupt-on-Change Control

#### **REGISTER 12-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER**

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
_	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	
bit 7				-			bit 0	
Legend:								
R = Readable bit		W = Writable bi	t	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is clear	ed					

#### bit 7-6 Unimplemented: Read as '0'

bit 5-0

bit 5-0

bit 5-0

IOCAP<5:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

#### REGISTER 12-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—		IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

IOCAN<5:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

#### REGISTER 12-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-6 Unimplemented: Read as '0'

IOCAF<5:0>: Interrupt-on-Change PORTA Flag bits

1 = An enabled change was detected on the associated pin.

Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.

0 = No change was detected, or the user cleared the detected change.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	
IOCBP7	IOCBP6	IOCBP5	IOCBP4	_	—	_	—	
bit 7							bit C	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged x		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is se	et	'0' = Bit is clear	ed					
'1' = Bit is se bit 7-4	IOCBP<7:4>: 1 = Interrupt-0	Interrupt-on-Char	nge PORTB Po	0	ole bits ng edge. IOCBFx	t bit and IOCIF	flag will b	
	•	on-Change disab	led for the asso	ciated pin.				
				•				

#### REGISTER 12-4: IOCBP: INTERRUPT-ON-CHANGE PORTB POSITIVE EDGE REGISTER

bit 3-0 Unimplemented: Read as '0'

## REGISTER 12-5: IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
IOCBN7	IOCBN6	IOCBN5	IOCBN4	—	—	_	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4

IOCBN<7:4>: Interrupt-on-Change PORTB Negative Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

bit 3-0 Unimplemented: Read as '0'

## REGISTER 12-6: IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER

R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	U-0	U-0	U-0	U-0
IOCBF7	IOCBF6	IOCBF5	IOCBF4	_	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-4	<ul> <li>IOCBF&lt;7:4&gt;: Interrupt-on-Change PORTB Flag bits</li> <li>1 = An enabled change was detected on the associated pin. Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.</li> <li>0 = No change was detected, or the user cleared the detected change.</li> </ul>
bit 3-0	Unimplemented: Read as '0'

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	_	_	ANSA4	—	ANSA2	ANSA1	ANSA0	110
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
IOCAF	_		IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	121
IOCAN	—	-	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	121
IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	121
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	_	_	_	_	122
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	—	—	—	—	122
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	_	_	_	_	122
TRISA		_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	109
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	-	-	-	-	113

#### TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

**Note 1:** Unimplemented, read as '1'.

## 13.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference (FVR) is a stable voltage reference, independent of VDD, with a nominal output level (VFVR) of 1.024V. The output of the FVR can be configured to supply a reference voltage to the following:

- ADC input channel
- · Comparator positive input
- · Comparator negative input

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

## 13.1 Independent Gain Amplifier

The output of the FVR supplied to the peripherals, (listed above), is routed through a programmable gain amplifier. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 15.0 "Analog-to-Digital Converter (ADC) Module" for additional information.


The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the comparator modules. Reference **Section 17.0 "Comparator Module"** for additional information.

To minimize current consumption when the FVR is disabled, the FVR buffers should be turned off by clearing the Buffer Gain Selection bits.

## 13.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See the FVR Stabilization Period characterization graph, Figure 30-64.

## FIGURE 13-1: VOLTAGE REFERENCE BLOCK DIAGRAM



## TABLE 13-1: PERIPHERALS REQUIRING THE FIXED VOLTAGE REFERENCE (FVR)

Peripheral	Conditions	Description
HFINTOSC	FOSC<2:0> = 010 and IRCF<3:0> = 000x	INTOSC is active and device is not in Sleep.
	BOREN<1:0> = 11	BOR always enabled.
BOR	BOREN<1:0> = 10 and BORFS = 1	BOR disabled in Sleep mode, BOR Fast Start enabled.
	BOREN<1:0> = 01 and BORFS = 1	BOR under software control, BOR Fast Start enabled.
LDO	All PIC16F1508/9 devices, when VREGPM = 1 and not in Sleep	The device runs off of the Low-Power Regulator when in Sleep mode.

## 13.3 Register Definitions: FVR Control

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
FVREN <sup>(1)</sup>	FVRRDY <sup>(2)</sup>	TSEN <sup>(3)</sup>	TSRNG <sup>(3)</sup>	CDAFV	R<1:0> <sup>(1)</sup>	ADFVR	<1:0> <sup>(1)</sup>		
bit 7						•	bit		
Legend:									
R = Readabl		W = Writable		•	nented bit, read				
u = Bit is und	0	x = Bit is unk			at POR and BO		other Resets		
'1' = Bit is se	t	'0' = Bit is cle	ared	q = Value dep	pends on condit	ion			
bit 7		d Voltage Refe Itage Referenc		bit <sup>(1)</sup>					
		Itage Reference							
bit 6	FVRRDY: Fix	ed Voltage Re	ference Ready	/ Flag bit <sup>(2)</sup>					
		Itage Reference							
		Itage Reference			enabled				
bit 5	-	erature Indicate		)					
	•	ture Indicator i ture Indicator i							
bit 4	•	perature Indica		lection hit(3)					
		/DD - 4VT (High	-						
		/dd - 2Vт (Low							
bit 3-2	CDAFVR<1:0	<b>0&gt;:</b> Comparato	r FVR Buffer O	Gain Selection	bits <sup>(1)</sup>				
	<b>CDAFVR&lt;1:0&gt;:</b> Comparator FVR Buffer Gain Selection bits <sup>(1)</sup> 11 = Comparator FVR Buffer Gain is 4x, with output voltage = 4x VFVR (4.096V nominal) <sup>(4)</sup> 10 = Comparator FVR Buffer Gain is 2x, with output voltage = 2x VFVR (2.048V nominal) <sup>(4)</sup> 01 = Comparator FVR Buffer Gain is 1x, with output voltage = 1x VFVR (1.024V nominal) 00 = Comparator FVR Buffer is off								
bit 1-0		ADC FVR Bu							
		11 = ADC FVR Buffer Gain is 4x, with output voltage = 4x VFVR (4.096V nominal) <sup>(4)</sup> 10 = ADC FVR Buffer Gain is 2x, with output voltage = 2x VFVR (2.048V nominal) <sup>(4)</sup>							
					x vfvr (2.048v x Vfvr (1.024V				
		'R Buffer is off	13 TA, WILLI OUL	ut voltage – T	A VEVR (1.024V	nominal)			
	o minimize currer g the Buffer Gair			R is disabled, tł	ne FVR buffers	should be turne	ed off by clea		
	v RRDY is always			vices					

## **REGISTER 13-1:** FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

- **2:** FVRRDY is always '1' for the PIC16F1508/9 devices.
- 3: See Section 14.0 "Temperature Indicator Module" for additional information.
- 4: Fixed Voltage Reference output cannot exceed VDD.

#### TABLE 13-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	R>1:0>	ADFVF	R<1:0>	125

**Legend:** Shaded cells are unused by the Fixed Voltage Reference module.

## 14.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, "Use and Calibration of the Internal Temperature Indicator" (DS01333) for more details regarding the calibration process.

## 14.1 Circuit Operation

Figure 14-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 14-1 describes the output characteristics of the temperature indicator.

## EQUATION 14-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See Section 13.0 "Fixed Voltage Reference (FVR)" for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

## FIGURE 14-1: TEMPERATURE CIRCUIT DIAGRAM



## 14.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 14-1 shows the recommended minimum VDD vs.range setting.

TABLE 14-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

## 14.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to **Section 15.0 "Analog-to-Digital Converter (ADC) Module**" for detailed information.

## 14.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200  $\mu$ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200  $\mu$ s between sequential conversions of the temperature indicator output.

#### TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R>1:0>	ADFVF	R<1:0>	125

**Legend:** Shaded cells are unused by the temperature indicator module.

## 15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE


The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive

FIGURE 15-1: ADC BLOCK DIAGRAM

approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.



## **15.1 ADC Configuration**

When configuring and using the ADC the following functions must be considered:

- Port configuration
- Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- · Result formatting

#### 15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 11.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined			
	as a digital input may cause the input			
	buffer to conduct excess current.			

#### 15.1.2 CHANNEL SELECTION

There are 15 channel selections available:

- AN<11:0> pins
- · Temperature Indicator
- DAC1\_output
- FVR buffer1

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay (TACQ) is required before starting the next conversion. Refer to **Section 15.2.6 "ADC Conversion Procedure"** for more information.

#### 15.1.3 ADC VOLTAGE REFERENCE

The ADC module uses a positive and a negative voltage reference. The positive reference is labeled ref+ and the negative reference is labeled ref-.

The positive voltage reference (ref+) is selected by the ADPREF bits in the ADCON1 register. The positive voltage reference source can be:

- VREF+ pin
- VDD

The negative voltage reference (ref-) source is:

Vss

#### 15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (internal RC oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the ADC conversion requirements in **Section 29.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.


**Note:** Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

ADC Clock	Period (TAD)		Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz		
Fosc/2	000	100 ns	125 ns	250 ns	500 ns	2.0 μs		
Fosc/4	100	200 ns	250 ns	500 ns	1.0 μs	4.0 μs		
Fosc/8	001	400 ns	500 ns	1.0 μs	2.0 μs	8.0 μs		
Fosc/16	101	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs		
Fosc/32	010	1.6 μs	2.0 μs	4.0 μs	8.0 μs	32.0 μs		
Fosc/64	110	3.2 μs	4.0 μs	8.0 μs	16.0 μs	64.0 μs		
FRC	x11	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs		

#### TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

**Note:** The TAD period when using the FRC clock source can fall within a specified range, (see TAD parameter). The TAD period when using the FOSC-based clock source can be configured for a more precise TAD period. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.



#### FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES

#### 15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

The ADIF bit is set at the completion of
every conversion, regardless of whether
or not the ADC interrupt is enabled.


**2:** The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

#### 15.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.



#### FIGURE 15-3: 10-BIT ADC CONVERSION RESULT FORMAT

## 15.2 ADC Operation

#### 15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the
	same instruction that turns on the ADC.
	Refer to Section 15.2.6 "ADC Conver-
	sion Procedure".

## 15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

#### 15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note:	A device Reset forces all registers to their
	Reset state. Thus, the ADC module is
	turned off and any pending conversion is
	terminated.

## 15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. Performing the ADC conversion during Sleep can reduce system noise. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

## 15.2.5 AUTO-CONVERSION TRIGGER

The auto-conversion trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the GO/DONE bit is set by hardware.

The auto-conversion trigger source is selected with the TRIGSEL<3:0> bits of the ADCON2 register.

Using the auto-conversion trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

See Table 15-2 for auto-conversion sources.

#### TABLE 15-2: AUTO-CONVERSION SOURCES

Source Peripheral	Signal Name
Timer0	T0_overflow
Timer1	T1_overflow
Timer2	T2_match
Comparator C1	C1OUT_sync
Comparator C2	C2OUT_sync
CLC1	LC1_out
CLC2	LC2_out
CLC3	LC3_out
CLC4	LC4_out

#### 15.2.6 ADC CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (Refer to the TRIS register)
  - Configure pin as analog (Refer to the ANSEL register)
  - Disable weak pull-ups either globally (Refer to the OPTION\_REG register) or individually (Refer to the appropriate WPUx register).
- 2. Configure the ADC module:
  - Select ADC conversion clock
  - Configure voltage reference
  - · Select ADC input channel
  - Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - · Enable ADC interrupt
  - · Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

**Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 15.4 "ADC Acquisition Requirements".

#### EXAMPLE 15-1: ADC CONVERSION

```
;This code block configures the ADC
; for polling, Vdd and Vss references, FRC
;oscillator and ANO input.
;Conversion start & polling for completion
; are included.
BANKSEL
         ADCON1
                      ;
         B'11110000' ;Right justify, FRC
MOVLW
                     ;oscillator
MOVWF
         ADCON1
                      ;Vdd and Vss Vref+
BANKSEL
         TRISA
         TRISA,0
                     ;Set RA0 to input
BSF
BANKSEL
         ANSEL
                      ;
BSF
         ANSEL,0
                     ;Set RA0 to analog
BANKSEL
         WPUA
BCF
         WPUA,0
                     ;Disable weak
                      pull-up on RAO
BANKSEL
         ADCON0
                     ;
         B'00000001' ;Select channel AN0
MOVLW
MOVWF
         ADCON0
                     ;Turn ADC On
         SampleTime ;Acquisiton delay
CALL
         ADCON0, ADGO ; Start conversion
BSF
BTFSC
         ADCON0, ADGO ; Is conversion done?
GOTO
                    ;No, test again
         $-1
BANKSEL
        ADRESH
                    ;
MOVE
         ADRESH,W ;Read upper 2 bits
MOVWF
         RESULTHI ;store in GPR space
BANKSEL
         ADRESL
                     ;
         ADRESL,W
                     ;Read lower 8 bits
MOVF
MOVWF
         RESULTLO
                      ;Store in GPR space
```

## 15.3 Register Definitions: ADC Control

## REGISTER 15-1: ADCON0: ADC CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0
Legend:							
R = Readat		W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
u = Bit is ur	changed	x = Bit is unkı		-n/n = Value a	at POR and B	OR/Value at all o	other Resets
'1' = Bit is s	et	'0' = Bit is cle	ared				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-2	CHS<4:0>:	Analog Channel	Select bits				
	00000 = AN	10					
	00001 = AN						
	00010 = AN						
	00011 = AN 00100 = AN						
	00101 = AN						
	00110 = AN	16					
	00111 = AN						
	01000 = AN						
	01001 = AN 01010 = AN						
	01011 = AN						
	01100 = Re	served. No cha	nnel connecte	d.			
	•						
	•						
	• 11100 = Re	served. No cha	nnel connecte	d			
		nperature Indica		G.			
	11110 <b>= DA</b>	C (Digital-to-An	alog Converte	r) <sup>(3)</sup>			
	11111 <b>= FVI</b>	R (Fixed Voltage	e Reference) E	3uffer 1 Output <sup>(</sup>	2)		
bit 1	GO/DONE:	ADC Conversion	n Status bit				
		nversion cycle ir		U U			
					e ADC conver	sion has comple	eted.
1.1.0		version comple	ted/not in prog	gress			
bit 0	<b>ADON:</b> ADC 1 = ADC is e						
		lisabled and cor	nsumes no op	erating current			
Note 1: S	See Section 14.0			0	information		
	See Section 13.						
	See Section 16.0			• •		more information	n.

# PIC16(L)F1508/9

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
ADFM		ADCS<2:0>		—		ADPRE	EF<1:0>
bit 7							bit 0
Legend:							
R = Readable		W = Writable			mented bit, rea		
u = Bit is unch	0	x = Bit is unkı		-n/n = Value	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 6-4	loaded. 0 = Left just loaded. ADCS<2:0> 000 = Fosc 001 = Fosc 010 = Fosc	: ADC Conversi 2/2 2/8 2/32 (clock supplied 2/4	Significant bit	ts of ADRESL	are set to '0' w		
	101 = 1030 110 = Fosc						
	111 = FRC	(clock supplied	from an intern	al RC oscillator	r)		
bit 3-2	Unimpleme	nted: Read as '	0'				
bit 1-0	00 = VRPOS 01 = Reserv		•		uration bits		

specification exists. See Section 29.0 "Electrical Specifications" for details.

R/W-0/0	R/W-0		R/W-0/0	U-0	U-0	U-0	U-0
	TRIC	GSEL<3:0>(1)		_	—	—	_
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
u = Bit is un	changed	x = Bit is unkı	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is se	et	'0' = Bit is cle	ared				
	0011 = 0100 = 0101 = 0110 = 1000 = 1001 = 1010 = 1011 =	Reserved Timer0 – T0_overf Timer1 – T1_overf Timer2 – T2_matc Comparator C1 – Comparator C2 – CLC1 – LC1_out CLC2 – LC2_out CLC3 – LC2_out CLC3 – LC3_out CLC4 – LC4_out Reserved	<sup>low(2) h C1OUT_sync</sup>				
bit 3-0	1110 <b>=</b> 1111 <b>=</b>	Reserved Reserved Reserved mented: Read as '	0'				

- Note 1: This is a rising edge sensitive input for all sources.
  - 2: Signal also sets its corresponding interrupt flag.

## REGISTER 15-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 ADRES<9:2>: ADC Result Register bits Upper eight bits of 10-bit conversion result

#### REGISTER 15-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<1:0>		—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 ADRES<1:0>: ADC Result Register bits Lower two bits of 10-bit conversion result Reserved: Do not use. bit 5-0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—	—	_	—	-	ADRES	S<9:8>	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

## REGISTER 15-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

bit 7-2 **Reserved**: Do not use.

bit 1-0	ADRES<9:8>: ADC Result Register bits
	Upper two bits of 10-bit conversion result

## REGISTER 15-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
ADRES<7:0>									
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

## 15.4 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

## EQUATION 15-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50°C and external impedance of 10k 
$$\Omega$$
 5.0V VDD  

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
= 2µs + TC + [(Temperature - 25°C)(0.05µs/°C)]
The value for TC can be approximated with the following equations:
$$VAPPLIED\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = VCHOLD \qquad ;[1] VCHOLD charged to within 1/2 lsb$$

$$VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VCHOLD \qquad ;[2] VCHOLD charge response to VAPPLIED$$

$$VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VAPPLIED\left(1 - \frac{1}{(2^{n+1}) - 1}\right) \qquad ;combining [1] and [2]$$
Note: Where n = number of bits of the ADC.  
Solving for TC:  

$$TC = -CHOLD(RIC + RSS + RS) \ln(1/2047)$$$$

$$Tc = -CHOLD(RIC + RSS + RS) \ln(1/2047)$$
  
= -12.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)  
= 1.72\mus

Therefore:


$$TACQ = 2\mu s + 1.72\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.97\mu s

Note 1: The reference voltage (VRPOS) has no effect on the equation, since it cancels itself out.


- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

# PIC16(L)F1508/9









Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	—		CHS<4:0>				GO/DONE	ADON	134
ADCON1	ADFM		ADCS<2:0>		—	_	ADPRE	F<1:0>	135
ADCON2		TRIGSE	EL<3:0>		—	-	—	-	136
ADRESH	ADC Result	Register Hig	h						137, 138
ADRESL	ADC Result	Register Lov	v						137, 138
ANSELA	_	_	_	ANSA4	—	ANSA2	ANSA1	ANSA0	110
ANSELB	_	_	ANSB5	ANSB4	—	-	—	-	114
ANSELC	ANSC7	ANSC6	—	—	ANSC3	ANSC2	ANSC1	ANSC0	118
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	-	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	_	TMR2IF	TMR1IF	79
TRISA	_	_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	109
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	113
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	117
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVF	२<1:0>	125

 TABLE 15-3:
 SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

Note 1: Unimplemented, read as '1'.

## 16.0 5-BIT DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The positive input source (VSOURCE+) of the DAC can be connected to:

- External VREF+ pin
- VDD supply voltage


The negative input source (VSOURCE-) of the DAC can be connected to:

Vss

The output of the DAC (DACx\_output) can be selected as a reference voltage to the following:

- Comparator positive input
- · ADC input channel
- DACxOUT1 pin
- DACxOUT2 pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACxCON0 register.



## FIGURE 16-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM

## 16.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACxCON1 register.

The DAC output voltage can be determined by using Equation 16-1.

## 16.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Table 29-14.

## 16.3 DAC Voltage Reference Output

The unbuffered DAC voltage can be output to the DACxOUTn pin(s) by setting the respective DACOEn bit(s) of the DACxCON0 register. Selecting the DAC reference voltage for output on either DACxOUTn pin automatically overrides the digital output buffer, the weak pull-up and digital input threshold detector functions of that pin.

Reading the DACxOUTn pin when it has been configured for DAC reference voltage output will

## EQUATION 16-1: DAC OUTPUT VOLTAGE

## <u>IF DACEN = 1</u>

 $DACx\_output = \left( (VSOURCE+ - VSOURCE-) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE-$ 

Note: See the DACxCON0 register for the available VSOURCE+ and VSOURCE- selections.

## 16.4 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACxCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

## 16.5 Effects of a Reset

A device Reset affects the following:

- DACx is disabled.
- DACx output voltage is removed from the DACxOUTn pin(s).
- The DACR<4:0> range select bits are cleared.

## 16.6 Register Definitions: DAC Control

#### REGISTER 16-1: DACxCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0	U-0			
DACEN	— DACOE1 DACOE2			—	DACPSS	_	—			
bit 7							bit C			
Legend:										
R = Readable b	it	W = Writable b	it	U = Unimplem	ented bit, read as '	0'				
u = Bit is uncha	nged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/Va	alue at all other R	esets			
'1' = Bit is set		'0' = Bit is clear	ed							
bit 7	DACEN: DAC Enable bit									
	1 = DACx is enabled									
	0 = DACx is di	isabled								
bit 6	Unimplemented: Read as '0'									
bit 5	DACOE1: DAC Voltage Output Enable bit									
	1 = DACx voltage level is output on the DACxOUT1 pin									
	0 = DACx volta	age level is disco	onnected from t	he DACxOUT1 p	pin					
bit 4		Voltage Output								
		age level is outp								
		8	onnected from t	he DACxOUT2 p	DIN					
bit 3	Unimplemented: Read as '0'									
bit 2	DACPSS: DAC Positive Source Select bit									
	1 = VREF+ pi	n								
	0 = VDD									
bit 1-0	Unimplemente	d: Read as '0'								

#### REGISTER 16-2: DACxCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_			DACR<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

#### TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
DAC1CON0	DACEN	_	DACOE1	DACOE2	_	DACPSS	_	—	144
DAC1CON1	_	_	_	DACR<4:0>					144

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

## 17.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Independent comparator control
- · Programmable input selection
- · Comparator output is available internally/externally
- · Programmable output polarity
- Interrupt-on-change
- Wake-up from Sleep
- Programmable Speed/Power optimization
- PWM shutdown
- Programmable and fixed voltage reference

## 17.1 Comparator Overview


A single comparator is shown in Figure 17-2 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

The comparators available for this device are listed in Table 17-1.


#### TABLE 17-1: AVAILABLE COMPARATORS

Device	C1	C2
PIC16(L)F1508	•	•
PIC16(L)F1509	•	•

## FIGURE 17-1: COMPARATOR MODULE SIMPLIFIED BLOCK DIAGRAM



#### FIGURE 17-2: SINGLE COMPARATOR



#### 17.2 Comparator Control

Each comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 17-1) contain Control and Status bits for the following:

- Enable
- Output selection
- Output polarity
- Speed/Power selection
- Hysteresis enable
- Output synchronization

The CMxCON1 registers (see Register 17-2) contain Control bits for the following:

- · Interrupt enable
- · Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

#### 17.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

#### 17.2.2 COMPARATOR POSITIVE INPUT SELECTION

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN+ analog pin
- DAC1\_output
- FVR buffer2
- Vss

See Section 13.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 16.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

# 17.2.3 COMPARATOR NEGATIVE INPUT SELECTION

The CxNCH<2:0> bits of the CMxCON0 register direct one of the input sources to the comparator inverting input.

Note: To use CxIN+ and CxINx- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

#### 17.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- CxON bit of the CMxCON0 register must be set

The synchronous comparator output signal (CxOUT\_sync) is available to the following peripheral(s):

- Configurable Logic Cell (CLC)
- Analog-to-Digital Converter (ADC)
- Timer1

The asynchronous comparator output signal (CxOUT\_async) is available to the following peripheral(s):

- Complementary Waveform Generator (CWG)
  - Note 1: The CxOE bit of the CMxCON0 register overrides the PORT data latch. Setting the CxON bit of the CMxCON0 register has no impact on the port override.
    - The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

#### 17.2.5 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

 Table 17-2
 shows
 the output
 state
 versus
 input

 conditions, including polarity control.

 <t

TABLE 17-2: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

#### 17.2.6 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the Normal-Speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.




#### 17.3 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 17-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
  - Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



#### 17.4 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See **Section 29.0 "Electrical Specifications"** for more information.

#### 17.5 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 19.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

#### 17.5.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from the Cx comparator can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 17-2) and the Timer1 Block Diagram (Figure 19-2) for more information.

### 17.6 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0
   register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note:	Although a comparator is disabled, an
	interrupt can be generated by changing
	the output polarity with the CxPOL bit of
	the CMxCON0 register, or by switching
	the comparator on or off with the CxON bit
	of the CMxCON0 register.

### 17.7 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Section 29.0 "Electrical Specifications" for more details.

## 17.8 Register Definitions: Comparator Control

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0
CxON	CxOUT	CxOE	CxPOL	_	CxSP	CxHYS	CxSYNC
bit 7	•		•			•	bit 0
Legend:	. 1.11		1.11			1	
R = Readabl		W = Writable		•	mented bit, read		othor Doooto
u = Bit is unc	0	x = Bit is unki		-n/n = value	at POR and BC	rk/value at all	other Resets
'1' = Bit is se	t	'0' = Bit is cle	areo				
bit 7	CxON: Com	parator Enable	bit				
		ator is enabled					
	0 = Compara	ator is disabled	and consumes	s no active pow	ver		
bit 6	CxOUT: Con	nparator Output	bit				
		(inverted polar	<u>ity):</u>				
	1 = CxVP <						
	0 = CxVP >	(non-inverted)	oolarity):				
	1 = CxVP >		<u>Jolanty).</u>				
	0 = CxVP <	CxVN					
bit 5	CxOE: Com	parator Output	Enable bit				
		is present on th		Requires that th	he associated T	RIS bit be clea	red to actually
		pin. Not affect	ed by CxON.				
		is internal only					
bit 4		nparator Outpu	-	ct bit			
		ator output is inv ator output is no					
bit 3	•						
	•	nted: Read as '		:4			
bit 2	-	parator Speed/F					
	•	ator mode in no ator mode in lov		•			
bit 1	-	nparator Hyster	-	-			
		ator hysteresis					
	0 = Compar	ator hysteresis	disabled				
bit 0	CxSYNC: Co	omparator Outp	ut Synchronou	us Mode bit			
		ator output to 1				ges on Timer1	clock source
	Output ι 0 = Compar	updated on the	•••				

#### REGISTER 17-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
CxINTP	CxINTN CxPCH<1:0>		H<1:0>		CxNCH<2:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown		at POR and BC		other Resets
'1' = Bit is set	•	'0' = Bit is cle					
bit 7	1 = The CxIF	nparator Interru - interrupt flag upt flag will be	will be set upo	n a positive goi	ing edge of the		
bit 6	<ul> <li>0 = No interrupt flag will be set on a positive going edge of the CxOUT bit</li> <li>CxINTN: Comparator Interrupt on Negative Going Edge Enable bits</li> <li>1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit</li> <li>0 = No interrupt flag will be set on a negative going edge of the CxOUT bit</li> </ul>						
bit 5-4	CxPCH<1:0> 11 = CxVP c 10 = CxVP c 01 = CxVP c	Comparator I connects to Vss onnects to FVF onnects to DAC onnects to CXII	Positive Input R Voltage Refe C Voltage Refe	Channel Select			
bit 3	Unimplemer	ted: Read as '	0'				
bit 2-0	111 = Reser 110 = Reser 101 = Reser 100 = CxVN 011 = CxVN 010 = CxVN 001 = CxVN	ved	/R Voltage ref kIN3- pin kIN2- pin kIN2- pin kIN1- pin		ct bits		

### REGISTER 17-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

#### REGISTER 17-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0	
_	—	_	—	_	_	MC2OUT	MC1OUT	
bit 7 bit (								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

- bit 7-2 Unimplemented: Read as '0'
- bit 1 MC2OUT: Mirror Copy of C2OUT bit
- bit 0 MC10UT: Mirror Copy of C10UT bit

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	—	ANSA4	—	ANSA2	ANSA1	ANSA0	110
ANSELC	ANSC7	ANSC6	_	_	ANSC3	ANSC2	ANSC1	ANSC0	118
CM1CON0	C10N	C10UT	C10E	C1POL	—	C1SP	C1HYS	C1SYNC	149
CM2CON0	C2ON	C2OUT	C2OE	C2POL	—	C2SP	C2HYS	C2SYNC	149
CM1CON1	C1NTP	C1INTN	C1PCI	H<1:0>	—		C1NCH<2:0>	•	150
CM2CON1	C2NTP	C2INTN	C2PCI	H<1:0>	—		C2NCH<2:0>	•	150
CMOUT	_	_	_	_	_	_	MC2OUT	MC10UT	150
DAC1CON0	DACEN	_	DACOE1	DACOE2	—	DACPSS	_	_	144
DAC1CON1	_	_	_			DACR<4:0>			144
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVF	R<1:0>	125
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE2	OSFIE	C2IE	C1IE	_	BCL1IE	NCO1IE	_	_	77
PIR2	OSFIF	C2IF	C1IF	_	BCL1IF	NCO1IF	_	_	80
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	109
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	117
LATA	—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0	110
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	117
TRISA	_	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	109
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	117

### TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

**Note 1:** Unimplemented, read as '1'.

# 18.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 3-bit prescaler (independent of Watchdog Timer)
- · Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 18-1 is a block diagram of the Timer0 module.

#### 18.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

#### 18.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMR0CS bit of the OPTION REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

**Note:** The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.


#### FIGURE 18-1: TIMER0 BLOCK DIAGRAM

#### 18.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION\_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION\_REG register.



#### 18.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION\_REG register.

Note:	The Watchdog Timer (WDT) uses its own
	independent prescaler.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION\_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION\_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

#### 18.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the				
	processor from Sleep since the timer is				
	frozen during Sleep.				

#### 18.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 29.0 "Electrical Specifications".

### 18.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

## 18.2 Register Definitions: Option Register

### REGISTER 18-1: OPTION\_REG: OPTION REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>	
bit 7							bit 0
Legend:							
R = Readable	hit	W = Writable	hit	II – Unimploy	monted hit rea	d oo '0'	
				-	mented bit, read		
u = Bit is unch	angeo	x = Bit is unk		-n/n = value	at POR and BC	R/value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7		/eak Pull-Up Ena	able bit				
		k pull-ups are dis		MCLR. if it is	enabled)		
		ull-ups are enab					
bit 6	INTEDG: Ir	nterrupt Edge Se	lect bit				
	1 = Interrup	ot on rising edge	of INT pin				
	0 = Interrup	ot on falling edge	of INT pin				
bit 5	TMR0CS:	Fimer0 Clock So	urce Select bit				
		on on T0CKI pin					
	0 = Internal	l instruction cycle	e clock (Fosc/4	4)			
bit 4	TMR0SE: 1	Timer0 Source E	dge Select bit				
		ent on high-to-lov		•			
	0 = Increme	ent on low-to-hig	h transition on	T0CKI pin			
bit 3		caler Assignmen					
		ler is not assigne					
		ler is assigned to		odule			
bit 2-0	<b>PS&lt;2:0&gt;:</b> F	Prescaler Rate S	elect bits				
	В	Bit Value Timer0	Rate				
		000 1:2					
		001 1:4					
		010 1:8					
		011 1:1 100 1:3					
		101 1:6					
		110 1:1					
		111 1:2					

### TABLE 18-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON2		TRIGS	EL<3:0>		-		—		136
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		154
TMR0	Holding Register for the 8-bit Timer0 Count							152*	
TRISA	—		TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	109

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.

Note 1: Unimplemented, read as '1'.

## 19.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources

- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- ADC Auto-Conversion Trigger(s)
- Selectable Gate Source Polarity
- · Gate Toggle mode
- · Gate Single-Pulse mode
- · Gate Value Status
- · Gate Event Interrupt

Figure 19-1 is a block diagram of the Timer1 module.

T1GSS<1:0> Rev. 10-000018A 8/5/2013 T1GSPM T1G 🔀 00 T0 overflow 01 1 C1OUT\_sync T1GVAL 10 0 D Q Single Pulse 0 Acq. Control C2OUT\_sync 11 1 Q1-D ō T1GGO/DONE \_\_\_́ >СК T1GPOL O Interrupt TMR10N set bit R TMR1GIF T1GTM det TMR1GE set flag bit TMR1IF TMR10N EN TMR1<sup>(2)</sup> T1\_overflow Synchronized Clock Input TMR1H TMR1L D 0 1 T1CLK **T1SYNC** TMR1CS<1:0> OUT SOSCI/T1CKI Secondary LFINTOSC 11 Oscillator 1 SOSCO 10 Prescaler Synchronize<sup>(3)</sup> 0 Fosc 1,2,4,8 01 Internal Clock det ΕN 00 ⁄ 2 Fosc/4 Fosc/2 Internal Clock T1CKPS<1:0> T1OSCEN Internal Sleep Clock Input (1) Secondary Clock To Clock Switching Module Note 1: ST Buffer is high speed type when using T1CKI. Timer1 register increments on rising edge. 2: 3: Synchronize does not operate while in Sleep.

#### FIGURE 19-1: TIMER1 BLOCK DIAGRAM

#### 19.1 **Timer1 Operation**

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 19-1 displays the Timer1 enable selections.

TABLE 19-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

#### 19.2 **Clock Source Selection**

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 19-2 displays the clock source selections.

#### 19.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- · Asynchronous event on the T1G pin to Timer1 gate
- C1 or C2 comparator input to Timer1 gate

#### 19.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI. The external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- · Timer1 enabled after POR
- Write to TMR1H or TMR1L
- · Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TABLE 19-2:	CLOCK SOURC	<b>CE SELECTIONS</b>
TMR1CS<1:0>	T10SCEN	C

TMR1CS<1:0:	> T1OSCEN	Clock Source
11	x	LFINTOSC
1.0	1	Secondary Oscillator Circuit on SOSCI/SOSCO Pins
10	0	External Clocking on T1CKI Pin
01	x	System Clock (Fosc)
00	x	Instruction Clock (Fosc/4)

#### 19.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

### 19.4 Timer1 (Secondary) Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins SOSCI (input) and SOSCO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal. The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note: The oscillator requires some time to start-up and stabilize before use. The SOSCR bit in the OSCSTAT register monitors the oscillator and indicates when the oscillator is ready for use. When T1OSCEN is set, the SOSCR bit is cleared. After 1024 cycles of the oscillator are countered, the SOSCR bit is set, indicating that the oscillator should be stable and ready for use.

#### 19.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 19.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

#### 19.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads. For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

#### 19.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

#### 19.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 19-3 for timing details.

# TABLE 19-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G Timer1 Operation				
$\uparrow$	0	0	Counts			
$\uparrow$	0	1	Holds Count			
$\uparrow$	1	0	Holds Count			
$\uparrow$	1	1	Counts			

#### 19.6.2 TIMER1 GATE SOURCE SELECTION

Timer1 gate source selections are shown in Table 19-4. Source selection is controlled by the T1GSS<1:0> bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 19-4: TI	MER1 GATE SO	URCES
----------------	--------------	-------

T1GSS	Timer1 Gate Source
00	Timer1 Gate pin (T1G)
01	Overflow of Timer0 (T0_overflow) (TMR0 increments from FFh to 00h)
10	Comparator 1 Output (C1OUT_sync) <sup>(1)</sup>
11	Comparator 2 Output (C2OUT_sync) <sup>(1)</sup>
Nata A.	

Note 1: Optionally synchronized comparator output.

#### 19.6.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

#### 19.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-tohigh pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

#### 19.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 19-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

**Note:** Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

#### 19.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/ DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/ DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 19-5 for timing details.

If the Single Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 19-6 for timing details.

#### 19.6.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

#### 19.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

#### **19.7** Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR10N bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

**Note:** The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

### 19.8 Timer1 Operation During Sleep


Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- · TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the  $\overline{T1SYNC}$  bit setting.

#### FIGURE 19-2: TIMER1 INCREMENTING EDGE




#### 19.8.1 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 11.1 "Alternate Pin Function"** for more information.



TMR1GE				
T1GPOL				
t1g_in	7			
Т1СКІ				
T1GVAL				
Timer1 N		<u> N + 1</u>	N + 2	N + 3 N + 4

#### FIGURE 19-4: TIMER1 GATE TOGGLE MODE



IGURE 19-5:	TIMERT GATE SINGLE-PULSE MC	
TMR1GE		
T1GPOL		
T1GSPM		
T1GG <u>O/</u> DONE	← Set by software Counting enabled on	Cleared by hardware on falling edge of T1GVAL
t1g_in	rising edge of T1G	
T1CKI		
T1GVAL		
Timer1	N N + 1	N + 2
TMR1GIF	Cleared by software	<ul> <li>Set by hardware on falling edge of T1GVAL</li> </ul>

# TIMER1 GATE SINGLE-PULSE AND TOGGLE COMBINED MODE **FIGURE 19-6:** TMR1GE T1GPOL T1GSPM T1GTM Cleared by hardware on T1GGO/ Set by software falling edge of T1GVAL DONE Counting enabled on rising edge of T1G t1g\_in T1CKI T1GVAL Timer1 N + 1 N + 2) N + 3 N + 4 Ν Cleared by software Set by hardware on Cleared by software falling edge of T1GVAL TMR1GIF

## 19.9 Register Definitions: Timer1 Control

#### REGISTER 19-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u
TMR1	TMR1CS<1:0> T1CKPS<1:0>		T1CKPS<1:0> T1OSCEN T1SYNC				
oit 7							bit 0
_egend:							
R = Readable	e bit	W = Writable I	oit		nented bit, read		
u = Bit is unc	•	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at al	l other Resets
1' = Bit is se	t	'0' = Bit is clea	ared				
oit 7-6	TMR1CS<1:	<b>)&gt;:</b> Timer1 Cloc	k Source Sele	ect bits			
	11 = Timer1 (	clock source is I	LFINTOSC				
		clock source is p	oin or oscillato	or:			
		<u>CEN = 0</u> :					
		clock from T1C CEN = 1:	CKI pin (on the	e rising edge)			
		oscillator on SO	SCI/SOSCO	nins			
	•	clock source is					
	00 = Timer1 d	clock source is i	nstruction clo	ck (Fosc/4)			
oit 5-4	T1CKPS<1:0	>: Timer1 Input	t Clock Presca	ale Select bits			
	11 = 1:8 Pres						
	10 = 1:4 Pres						
	01 = 1:2 Pres						
oit 3		P Oscillator En	abla Control h	.i+			
JIL J		ry oscillator circ					
		ry oscillator circ					
oit 2	T1SYNC: Tin	ner1 Synchroniz	zation Control	bit			
	1 = Do not s	ynchronize asyr	nchronous clo	ck input			
		nize asynchrono			lock (Fosc)		
pit 1	Unimplemer	ted: Read as 'o	)'				
oit O	TMR1ON: Ti	mer1 On bit					
	1 = Enables	Timer1					
	0 = Stops Tir						

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u	
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>	
bit 7	•						bit 0	
Legend:								
R = Readable		W = Writable		•	nented bit, read			
u = Bit is unch	anged	x = Bit is unkr				R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is cle	ared by hardw	are		
bit 7	_	mer1 Gate Ena	ble bit					
	If TMR1ON = This bit is ign							
	If TMR10N =							
		•	•	imer1 gate func	tion			
h:+ C	<ul> <li>0 = Timer1 counts regardless of Timer1 gate function</li> <li>T1GPOL: Timer1 Gate Polarity bit</li> </ul>							
bit 6				unts when gate	is high)			
				nts when gate is				
bit 5	T1GTM: Time	er1 Gate Toggle	e Mode bit					
		Bate Toggle mo						
		Bate Toggle mo Iip-flop toggles		and toggle flip-f	flop is cleared			
bit 4	•	ner1 Gate Sing						
				abled and is con	trolling Timer1	gate		
	-	ate Single-Puls						
bit 3			-	Acquisition Sta				
				s ready, waiting as completed o		started		
bit 2	T1GVAL: Tim	ner1 Gate Value	e Status bit					
	Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE).							
bit 1-0	T1GSS<1:0>	: Timer1 Gate	Source Select	bits				
	10 = Compar	ator 1 optional overflow output	y synchronize	d output (C2OU d output (C1OU )				

## REGISTER 19-2: T1GCON: TIMER1 GATE CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0	110
APFCON	—	—	—	SSSEL	T1GSEL	—	CLC1SEL	NCO1SEL	107
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
OSCSTAT	SOSCR	_	OSTS	HFIOFR	—	-	LFIOFR	HFIOFS	60
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	_	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	-	TMR2IF	TMR1IF	79
TMR1H	R1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Count							159*	
TMR1L	Holding Regi	ster for the Le	east Significa	nt Byte of the	16-bit TMR1	Count			159*
TRISA	—	_	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	109
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	-	TMR10N	163
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	S<1:0>	164

#### TABLE 19-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

\* Page provides register information.

Note 1: Unimplemented, read as '1'.


# 20.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2

See Figure 20-1 for a block diagram of Timer2.

#### FIGURE 20-1: TIMER2 BLOCK DIAGRAM



### FIGURE 20-2: TIMER2 TIMING DIAGRAM

		Rev: 1000020A 7202013
Prescale	1:4	
PR2 <	0x03	
TMR2 0x00 0x01 0x02	0x03	0x00 0x01 0x02
T2_match	Pulse Width <sup>(1)</sup>	
<b>Note 1:</b> The Pulse Width of T2_match is equal to	the scaled inpu	it of TMR2.

#### 20.1 Timer2 Operation

The clock input to the Timer2 module is the system instruction clock (Fosc/4).

TMR2 increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler (see Section 20.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- · a write to the T2CON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

Note: TMR2 is not cleared when T2CON is written.

### 20.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (T2\_match) provides the input for the 4-bit counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0>, of the T2CON register.

#### 20.3 Timer2 Output


The output of TMR2 is T2\_match. T2\_match is available to the following peripherals:

- Configurable Logic Cell (CLC)
- Master Synchronous Serial Port (MSSP)
- Numerically Controlled Oscillator (NCO)
- Pulse Width Modulator (PWM)

The T2\_match signal is synchronous with the system clock. Figure 20-3 shows two examples of the timing of the T2\_match signal relative to Fosc and prescale value, T2CKPS<1:0>. The upper diagram illustrates 1:1 prescale timing and the lower diagram, 1:X prescale timing.

# FIGURE 20-3:

T2\_MATCH TIMING DIAGRAM



### 20.4 Timer2 Operation During Sleep

Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and PR2 registers will remain unchanged while the processor is in Sleep mode.

#### 20.5 **Register Definitions: Timer2 Control**

#### **T2CON: TIMER2 CONTROL REGISTER** REGISTER 20-1:

U-0	R/W-0	0/0 R/W	/-0/0	R/W-0/0	R/W-0/0	R/W-0/	/0 R/V	V-0/0	R/W-0/0		
—		1	T2OUTPS<3:0>			TMR2C	DN	T2CKPS<1			
bit 7									bit 0		
Legend:											
R = Readal	ole bit	W = W	/ritable bit		U = Unimplemented bit, read as '0'						
u = Bit is ur	-		x = Bit is unknown '0' = Bit is cleared			at POR an	d BOR/Valu	e at all othe	er Resets		
'1' = Bit is s	et	'0' = B									
L:4 7	l lucius a l										
bit 7 bit 6-3	-	emented: Re		+ Dootooolo	r Soloot hito						
011 0-3		<b>T2OUTPS&lt;3:0&gt;:</b> Timer2 Output Postscaler Select bits 0000 = 1:1 Postscaler									
		1:2 Postscale									
		1:3 Postscale									
		0011 = 1:4 Postscaler									
		0100 = 1:5 Postscaler									
		0101 = 1:6 Postscaler 0110 = 1:7 Postscaler									
		0110 = 1.7  Postscaler $0111 = 1.8  Postscaler$									
	1000 =	1000 = 1:9 Postscaler									
		1001 = 1:10 Postscaler									
		1:11 Postsca 1:12 Postsca									
		1:12 Postsca									
		1:14 Postsca									
		1:15 Postsca	-								
		1:16 Postsca	-								
bit 2		N: Timer2 Or	n bit								
		er2 is on									
bit 1-0		er2 is off	r2 Clock D	rocoolo So	loot hito						
DIL I-U		T2CKPS<1:0>: Timer2 Clock Prescale Select bits 00 = Prescaler is 1									
		00 = Prescaler is  1 01 = Prescaler is  4									
		escaler is 16									
	11 <b>= Pre</b>	escaler is 64									
TABLE 20-	1: SUM		EGISTER	RS ASSO			2				
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	_	TMR2IE	TMR1IE	76		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	_	TMR2IF	TMR1IF	76		

Holding Register for the 8-bit TMR2 Count - = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module. Legend:

T2OUTPS<3:0>

Page provides register information.

\_\_\_\_

Timer2 Module Period Register

PR2

T2CON

TMR2

T2CKPS<1:0>

TMR2ON

166\*

168

166\*

## 21.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

### 21.1 MSSP Module Overview


The Master Synchronous Serial Port (MSSPx) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSPx module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- · Clock Parity
- Slave Select Synchronization (Slave mode only)
- Daisy-chain connection of slave devices

Figure 21-1 is a block diagram of the SPI interface module.



#### FIGURE 21-1: MSSP BLOCK DIAGRAM (SPI MODE)

The  $I^2C$  interface supports the following modes and features:


- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited Multi-master support
- 7-bit and 10-bit addressing
- · Start and Stop interrupts
- Interrupt masking
- Clock stretching
- Bus collision detection
- · General call address matching
- Address masking
- · Address Hold and Data Hold modes
- · Selectable SDAx hold times


Figure 21-2 is a block diagram of the  $I^2C$  interface module in Master mode. Figure 21-3 is a diagram of the  $I^2C$  interface module in Slave mode.

Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSPxCON1 and SSPxCON2 registers control different operational aspects of the same module, while SSPxCON1 and SSP2CON1 control the same features for two different modules.

2: Throughout this section, generic references to an MSSPx module in any of its operating modes may be interpreted as being equally applicable to MSSPx or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.

#### FIGURE 21-2: MSSPX BLOCK DIAGRAM (I<sup>2</sup>C<sup>™</sup> MASTER MODE)





© 2011-2015 Microchip Technology Inc.

#### 21.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCKx)
- Serial Data Out (SDOx)
- Serial Data In (SDIx)
- Slave Select (SSx)

Figure 21-1 shows the block diagram of the MSSP module when operating in SPI mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 21-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 21-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDOx output pin which is connected to, and received by, the slave's SDIx input pin. The slave device transmits information out on its SDOx output pin, which is connected to, and received by, the master's SDIx input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDOx pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDOx pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.


Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.

FIGURE 21-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION



#### 21.2.1 SPI MODE REGISTERS

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPxSTAT)
- MSSP Control Register 1 (SSPxCON1)
- MSSP Control Register 3 (SSPxCON3)
- MSSP Data Buffer register (SSPxBUF)
- MSSP Address register (SSPxADD)
- MSSP Shift register (SSPxSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STATUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In SPI master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section21.7 "Baud Rate Generator**".

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

#### 21.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- · Master mode (SCKx is the clock output)
- Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPxCONx registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDIx must have corresponding TRIS bit set
- · SDOx must have corresponding TRIS bit cleared
- SCKx (Master mode) must have corresponding TRIS bit cleared
- SCKx (Slave mode) must have corresponding TRIS bit set
- SSx must have corresponding TRIS bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSP consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various Status conditions.





#### 21.2.3 SPI MASTER MODE


The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 21-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 21-6, Figure 21-8, Figure 21-9 and Figure 21-10, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- Timer2 output/2
- Fosc/(4 \* (SSPxADD + 1))

Figure 21-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.



#### FIGURE 21-6: SPI MODE WAVEFORM (MASTER MODE)

#### 21.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCKx pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

#### 21.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 21-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

#### 21.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The  $\overline{SSx}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SSx}$  pin control enabled (SSPxCON1<3:0> = 0100).


When the  $\overline{\text{SSx}}$  pin is low, transmission and reception are enabled and the SDOx pin is driven.


When the  $\overline{SSx}$  pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When the SPI is in Slave mode with $\overline{SSx}$ pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the $\overline{SSx}$ pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable SSx pin control.
3:	While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit.


#### FIGURE 21-7: SPI DAISY-CHAIN CONNECTION






#### FIGURE 21-8: SLAVE SELECT SYNCHRONOUS WAVEFORM





#### FIGURE 21-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



#### 21.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_			ANSA4		ANSA2	ANSA1	ANSA0	110
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	-	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF		TMR2IF	TMR1IF	79
SSP1BUF	Synchronous Serial Port Receive Buffer/Transmit Register								173*
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		219			
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	221
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	218
TRISA	_		TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	109
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	117

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

\* Page provides register information.

Note 1: Unimplemented, read as '1'.

## 21.3 I<sup>2</sup>C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I<sup>2</sup>C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I<sup>2</sup>C bus specifies two signal connections:

- · Serial Clock (SCLx)
- Serial Data (SDAx)

Figure 21-2 and Figure 21-3 show the block diagrams of the MSSP module when operating in I<sup>2</sup>C mode.

Both the SCLx and SDAx connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 21-11 shows a typical connection between two processors configured as master and slave devices.

The  $I^2C$  bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode (master is transmitting data to a slave)
- Master Receive mode (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDAx line while the SCLx line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

### FIGURE 21-11: I<sup>2</sup>C MASTER/ SLAVE CONNECTION



The Acknowledge bit (ACK) is an active-low signal, which holds the SDAx line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCLx line is held low. Transitions that occur while the SCLx line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an  $\overrightarrow{ACK}$  bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an  $\overline{ACK}$  bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDAx line while the SCLx line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I<sup>2</sup>C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCLx line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDAx line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

## 21.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCLx clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCLx line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCLx connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

## 21.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDAx data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDAx line.

For example, if one transmitter holds the SDAx line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDAx line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDAx line. If this transmitter is also a master device, it also must stop driving the SCLx line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDAx line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

## 21.4 I<sup>2</sup>C MODE OPERATION

All MSSP I<sup>2</sup>C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC<sup>®</sup> microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I<sup>2</sup>C devices.

## 21.4.1 BYTE FORMAT

All communication in  $I^2C$  is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the eighth falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

## 21.4.2 DEFINITION OF I<sup>2</sup>C TERMINOLOGY

There is language and terminology in the description of I<sup>2</sup>C communication that have definitions specific to I<sup>2</sup>C. That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I<sup>2</sup>C<sup>TM</sup> specification.

## 21.4.3 SDAX AND SCLX PINS

Selection of any  $I^2C$  mode with the SSPEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note: Data is tied to output zero when an I<sup>2</sup>C mode is enabled.

## 21.4.4 SDAX HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

## TABLE 21-2: I<sup>2</sup>C BUS TERMS

TABLE 21-2: I <sup>2</sup> C BUS TERMS					
TERM	Description				
Transmitter	The device which shifts data out onto the bus.				
Receiver	The device which shifts data in from the bus.				
Master	The device that initiates a transfer, generates clock signals and termi- nates a transfer.				
Slave	The device addressed by the master.				
Multi-master	A bus with more than one device that can initiate data transfers.				
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.				
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.				
Idle	No master is controlling the bus, and both SDAx and SCLx lines are high.				
Active	Any time one or more master devices are controlling the bus.				
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.				
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.				
Write Request	Slave receives a matching address with $R/\overline{W}$ bit clear, and is ready to clock in data.				
Read Request	Master sends an address byte with the $R/W$ bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.				
Clock Stretching	When a device on the bus hold SCLx low to stall communication.				
Bus Collision	Any time the SDAx line is sampled low by the module while it is out- putting and expected high state.				

#### 21.4.5 START CONDITION

The  $I^2C$  specification defines a Start condition as a transition of SDAx from a high to a low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 21-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the  $I^2C$  Specification that states no bus collision can occur on a Start.

#### 21.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from low-to-high state while the SCLx line is high.

**Note:** At least one SCLx low time must appear before a Stop is valid, therefore, if the SDAx line goes low then high again while the SCLx line stays high, only the Start condition is detected.

### 21.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 21-13 shows the wave form for a Restart condition.


In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the  $R/\overline{W}$  bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with  $R/\overline{W}$  clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with  $R/\overline{W}$  clear, or high address match fails.


#### 21.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

## FIGURE 21-12: I<sup>2</sup>C START AND STOP CONDITIONS



## FIGURE 21-13: I<sup>2</sup>C RESTART CONDITION



#### 21.4.9 ACKNOWLEDGE SEQUENCE

The ninth SCLx pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDAx line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDAx line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{\text{ACK}}$  is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an  $\overline{ACK}$  will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCLx on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

## 21.5 I<sup>2</sup>C Slave Mode Operation

The MSSP Slave mode operates in one of four modes selected in the SSPM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

#### 21.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 21-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 21-5) affects the address matching process. See Section21.5.9 "SSPx Mask Register" for more information.

#### 21.5.1.1 I<sup>2</sup>C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

#### 21.5.1.2 I<sup>2</sup>C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSbs of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCLx is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCLx is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

#### 21.5.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of a matching received address byte is clear, the  $R/\overline{W}$  bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 21-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCLx will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See Section21.2.3 "SPI Master Mode" for more detail.

21.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an  $I^2C$  slave in 7-bit Addressing mode. Figure 21-14 and Figure 21-15 are used as visual references for this description. This is a step by step process of what typically must be done to accomplish  $I^2C$  communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with  $R/\overline{W}$  bit clear is received.
- 4. The slave pulls SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCLx line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the Master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

#### 21.5.2.2 7-bit Reception with AHEN and DHEN


Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCLx. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus<sup>™</sup> that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for  $I^2C$  communication. Figure 21-16 displays a module using both address and data holding. Figure 21-17 includes the operation with the SEN bit of the SSPxCON2 register set.


- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the eighth falling edge of SCLx.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to determine if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an  $\overline{ACK}$ , not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPxIF.


- 11. SSPxIF set and CKP cleared after eighth falling edge of SCLx for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSPSTAT register.

**Note:** SSPxIF is still set after the ninth falling edge of SCLx even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set









DS40001609E-page 190

#### 21.5.3 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCLx pin is held low (see Section21.5.6 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCLx pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time.

The  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. This  $\overline{ACK}$ value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not  $\overline{ACK}$ ), then the data transfer is complete. In this case, when the not  $\overline{ACK}$  is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDAx line was low ( $\overline{ACK}$ ), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

## 21.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDAx line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

#### 21.5.3.2 7-bit Transmission


A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 21-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDAx and SCLx.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit set is received by the slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7.  $R/\overline{W}$  is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCLx, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.

**Note 1:** If the master ACKs the clock will be stretched.

- ACKSTAT is the only bit updated on the rising edge of SCLx (ninth) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.





#### 21.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the eighth falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 21-19 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.


- 1. Bus starts idle.
- Master sends Start condition; the S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the eighth falling edge of the SCLx line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- Slave software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPxBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets the ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCLx.
- 9. Master clocks in the  $\overline{ACK}$  value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: SSPxBUF cannot be loaded until after the ACK.

- 13. Slave sets the CKP bit, releasing the clock.
- 14. Master clocks out the data from the slave and sends an ACK value on the ninth SCLx pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not ACK the slave releases the bus allowing the master to send a Stop and end the communication.

**Note:** Master must send a not ACK on the last byte to ensure that the slave releases the SCLx line to receive a Stop.





#### 21.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an  $I^2C$  slave in 10-bit Addressing mode.

Figure 21-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with  $R/\overline{W}$  bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the slave; UA bit is set.

**Note:** Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.


**Note:** If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the ninth SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


## 21.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 21-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 21-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.



I<sup>2</sup>C SLAVE, 10-BIT ADDRESS, RECEPTION (SEN = 0, AHEN = 1, DHEN = 0) **FIGURE 21-21:** Received data is read from SSPxBUF Receive Data 9 UA 11 2 3 4 5 6 7 8 6 7 8 10 1 2 1 clears UA and releases SCLx Update of SSPxADD, Receive Data Set CKP with software releases SCLx Cleared by software ACK A7 \ A6 \ A5 \ A4 \ A3 \ A2 \ A1 \ A0 9 UA 1 2 3 4 5 6 7 8 SSPxBUF can be read anytime before the next received byte Receive Second Address Byte Update to SSPxADD is not allowed until 9th falling edge of SCLx Cleared by software ACK R/W = 0If when AHEN = 1; on the 8th falling edge of SCLx of an address<sup>---</sup> byte, CKP is cleared ACKTIM is set by hardware on 8th falling edge of SCLx 0 / A9 X A8 Set by hardware \_\_\_\_\_ on 9th falling edge Slave software clears ACKDT to <u>ACK</u> the received byte Receive First Address Byte -----Ч SSPxIF **ACKTIM** ACKDT SCLX SDAx В ٩ CKP



#### 21.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low, effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

#### 21.5.6.1 Normal Clock Stretching

Following an  $\overline{ACK}$  if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the  $\overline{ACK}$  sequence. Once the slave is ready, CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the ninth falling edge of SCLx.
  - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the ninth falling edge of SCLx. It is now always cleared for read requests.

#### 21.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.


#### 21.5.6.3 Byte NACKing

When the AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the eighth falling edge of SCLx for a received matching address byte. When the DHEN bit of SSPxCON3 is set, CKP is cleared after the eighth falling edge of SCLx for received data.

Stretching after the eighth falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

#### 21.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external  $I^2C$  master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 21-23).



#### FIGURE 21-23: CLOCK SYNCHRONIZATION TIMING

#### 21.5.8 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the I<sup>2</sup>C protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically  $\overline{ACK}$  the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 21-24 shows a General Call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the eighth falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.

## FIGURE 21-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE



#### 21.5.9 SSPx MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 21-5) is available in I<sup>2</sup>C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSPx mask has no effect during the reception of the first (high) byte of the address.

## 21.6 I<sup>2</sup>C MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSPxCON1 register and by setting the SSPEN bit. In Master mode, the SDAx and SCKx pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is idle.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDAx and SCLx lines.

The following events will cause the SSPx Interrupt Flag bit, SSPxIF, to be set (SSPx interrupt, if enabled):

- · Start condition detected
- Stop condition detected
- · Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
  - Note 1: The MSSPx module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
    - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

## 21.6.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (seven bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (seven bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCLx. See Section21.7 "Baud Rate Generator" for more detail.

#### 21.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 21-25).

#### FIGURE 21-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



#### 21.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not idle.


Note:	Because queuing of events is not allowed,							
	writing to the lower five bits of SSPxCON2							
	is disabled until the Start condition is							
	complete.							

#### 21.6.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 21-26), the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit of the SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit of the SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared

by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.
  - 2: The Philips I<sup>2</sup>C Specification states that a bus collision cannot occur on a Start.




#### 21.6.5 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition (Figure 21-27) occurs when the RSEN bit of the SSPxCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. SCLx is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be

automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - 2: A bus collision during the Repeated Start condition occurs if:
    - SDAx is sampled low when SCLx goes from low-to-high.
    - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.



## FIGURE 21-27: REPEAT START CONDITION WAVEFORM

### 21.6.6 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted. SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high. When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 21-28).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

#### 21.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all eight bits are shifted out.

#### 21.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

#### 21.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ( $\overline{ACK} = 0$ ) and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

21.6.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSPx module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- 6. Address is shifted out the SDAx pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDAx pin until all eight bits are transmitted.
- 11. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPxCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



## 21.6.7 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception (Figure 21-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSPxCON2 register.

Note:	The MSSPx module must be in an Idle					
	state before the RCEN bit is set or the					
	RCEN bit will be disregarded.					

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPxCON2 register.

## 21.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.

#### 21.6.7.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when eight bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

## 21.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

#### 21.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDAx pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 7. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the master clocks in a byte from the slave.
- 9. After the eighth falling edge of SCLx, SSPxIF and BF are set.
- 10. Master clears SSPxIF and reads the received byte from SSPxBUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.



#### 21.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPxCON2 register. When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 21-30).

### 21.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).


## 21.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 21-31).


## 21.6.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

## FIGURE 21-30: ACKNOWLEDGE SEQUENCE WAVEFORM







### 21.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

### 21.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

## 21.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In Multi-Master mode, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- · A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

### 21.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF and reset the I<sup>2</sup>C port to its Idle state (Figure 21-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $l^2C$  bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is idle and the S and P bits are cleared.

#### FIGURE 21-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 21.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 21-33).
- b) SCL is sampled low before SDAx is asserted low (Figure 21-34).

During a Start condition, both the SDAx and the SCL pins are monitored.


If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- · the Start condition is aborted,
- · the BCL1IF flag is set and
- the MSSP module is reset to its Idle state (Figure 21-33).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.


If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 21-35). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.




## FIGURE 21-33: BUS COLLISION DURING START CONDITION (SDAX ONLY)









## 21.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDAx when SCLx goes from low level to high level (Case 1).
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1' (Case 2).


When the user releases SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled.

If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 21-36). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.


If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 21-37.

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

### FIGURE 21-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)



#### FIGURE 21-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




#### 21.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out (Case 1).
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high (Case 2).

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 21-38). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 21-39).

## FIGURE 21-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)



## FIGURE 21-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



<b>TABLE 21-3</b> :	SUMMARY OF REGISTERS ASSOCIATED WITH I <sup>2</sup> C™ OPERATION
---------------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	—	TMR2IE	TMR1IE	76
PIE2	OSFIE	C2IE	C1IE	_	BCL1IE	NCO1IE	_	_	77
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	—	TMR2IF	TMR1IF	79
PIR2	OSFIF	C2IF	C1IF	_	BCL1IF	NCO1IF	_	_	80
TRISA	_	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	109
SSP1ADD	ADD<7:0>						222		
SSP1BUF	MSSP Receive Buffer/Transmit Register						173*		
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		219			
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	220
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	221
SSP1MSK	MSK<7:0>						222		
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	218
even de services la provincia la partier, read es (s). Chadad cella are not used by the MCCD module in l <sup>2</sup> CTM mode									

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I<sup>2</sup>C<sup>™</sup> mode.

\* Page provides register information.

Note 1: Unimplemented, read as '1'.

## 21.7 BAUD RATE GENERATOR

The MSSP module has a Baud Rate Generator available for clock generation in both I<sup>2</sup>C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 21-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 21-40 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 21-4demonstratesclockratesbasedoninstructioncyclesandtheBRGvalueloadedintoSSPxADD.

#### EQUATION 21-1:

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

## FIGURE 21-40: BAUD RATE GENERATOR BLOCK DIAGRAM



**Note:** Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I<sup>2</sup>C. This is an implementation limitation.

## TABLE 21-4: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (Two Rollovers of BRG)
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

**Note:** Refer to the I/O port electrical and timing specifications in Table 29-9 and Figure 29-7 to ensure the system is designed to support the I/O timing requirements.

# 21.8 Register Definitions: MSSP Control

# REGISTER 21-1: SSPxSTAT: SSP STATUS REGISTER

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0			
SMP	CKE	D/A	Р	S	R/W	UA	BF			
bit 7							bit 0			
Legend: R = Readable b	nit	W = Writable b	it	II = I Inimplem	nented bit, read as	· <b>∩</b> '				
u = Bit is uncha		x = Bit is unkno		•	t POR and BOR/		Pesets			
'1' = Bit is set	inged	'0' = Bit is clear								
			00							
bit 7	SMP: SPI Da	ta Input Sample bi	t							
	<u>SPI Master m</u>									
	0 = Input data	a sampled at end o a sampled at midd								
	_	cleared when SP	l is used in Slav	e mode						
	1 = Slew rate	or Slave mode: e control disabled e control enabled								
bit 6		ock Edge Select bi	t (SDI mada an	<b>V</b> )						
bit o	In SPI Master	or Slave mode: occurs on transitio		-						
		occurs on transitio								
		n l <sup>2</sup> C™ mode only:								
	0 = Disable S	put logic so that th MBus specific inp	uts	mpliant with SN	1Bus specification					
bit 5		dress bit (I <sup>2</sup> C mod			_					
		that the last byte r that the last byte r								
bit 4	P: Stop bit	-								
		ly. This bit is clear				s cleared.)				
		that a Stop bit has as not detected la		last (this bit is '	0' on Reset)					
bit 3	S: Start bit									
	(I <sup>2</sup> C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.) 1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)									
		as not detected la			o on Resety					
bit 2		rite bit information	•							
	This bit holds the $R\overline{W}$ bit information <u>following</u> the last address match. This bit is only valid from the address match to the next Start bit, Stop bit, or not ACK bit.									
	<u>In I<sup>2</sup>C Slave r</u> 1 = Read	node:								
	0 = Write									
		<u>In I<sup>2</sup>C Master mode:</u> 1 = Transmit is in progress								
		t is not in progress	i							
	OR-ing	this bit with SEN, I	RSEN, PEN, RO	CEN or ACKEN	will indicate if the	MSSP is in Idle m	node.			
bit 1		ddress bit (10-bit				_				
		that the user need does not need to b		address in the	SSPXADD registe	r				
bit 0	BF: Buffer Fu									
	Receive (SPI	and I <sup>2</sup> C modes):								
		complete, SSPxBL								
	0 = Receive r Transmit (I <sup>2</sup> C	not complete, SSP mode only) <sup>,</sup>	ABOF IS empty							
	1 = Data trans	smit in progress (d								
	0 = Data trans	smit complete (doe	es not include th	ne ACK and Sto	p bits), SSPxBUF	is empty				

# REGISTER 21-2: SSPxCON1: SSP CONTROL REGISTER 1

R/C/HS-0/	0 R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPOV <sup>(1)</sup>	SSPEN	CKP		SSPI	M<3:0>	
bit 7							bit (
Legend:							
R = Readable		W = Writable bit		•	nted bit, read as '0'		
u = Bit is unch	0	x = Bit is unknow			OR and BOR/Value		
'1' = Bit is set		'0' = Bit is cleared	d	HS = Bit is set b	y hardware	C = User cleared	
bit 7	0 = No collisior <u>Slave mode:</u>	he SSPxBUF regisi ו UF register is writter	·		ditions were not valio s word (must be clear	d for a transmission ed in software)	o be started
bit 6	In SPI mode: 1 = A new byte Overflow ca setting over SSPxBUF rr 0 = No overflow In I <sup>2</sup> C mode: 1 = A byte is re	an only occur in Slav flow. In Master mode register (must be cle w eccived while the S leared in software).	e SSPxBUF registe ve mode. In Slave e, the overflow bit i vared in software).	mode, the user mus is not set since each	st read the SSPxBUF new reception (and t	of overflow, the data , even if only transmit ransmission) is initiate OV is a "don't care"	ting data, to avoid ad by writing to the
bit 5	In both modes, w In <u>SPI mode:</u> 1 = Enables se 0 = Disables se In I <sup>2</sup> C mode: 1 = Enables the	erial port and config	e pins must be pro res SCKx, SDOx, gures these pins a figures the SDAx a	SDIx and SSx as the as I/O port pins as the	s input or output e source of the serial e source of the serial		
bit 4	CKP: Clock Pola In <u>SPI mode</u> : 1 = Idle state for 0 = Idle state for In I <sup>2</sup> C Slave mod SCLx release co 1 = Enable clock	rity Select bit clock is a high leve clock is a low level <u>le:</u> ntrol ow (clock stretch).	1				
bit 3-0	0000 = SPI Mas 0001 = SPI Mas 0011 = SPI Mas 0011 = SPI Mas 0100 = SPI Slav 0101 = SPI Slav 0101 = I <sup>2</sup> C Slave 1000 = I <sup>2</sup> C Mas 1001 = Reservet 1010 = SPI Mas 1011 = I <sup>2</sup> C firmw 1100 = Reservet 1101 = Reservet 1101 = Reservet	e mode, 7-bit addre e mode, 10-bit addr er mode, clock = F d ter mode, clock = F vare controlled Mas d	osc/4 osc/16 osc/64 2_match/2 Xx pin, <u>SS</u> pin co Xx pin, <u>SS</u> pin co Xx pin, <u>SS</u> pin co SS CX pin, <u>SS</u> pin co SS SS CX pin, <u>SS</u> pin co SS SS SS SS SS SS SS SS SS SS SS SS SS	ontrol enabled ontrol disabled, SS: DD+1)) <sup>(4)</sup> DD+1)) <sup>(5)</sup> dle) Stop bit interrupts (		) pin	
2: 3:	In Master mode, the ov When enabled, these p When enabled, the SD/ SSPxADD values of 0,	erflow bit is not set ins must be proper Ax and SCLx pins r	since each new i ly configured as i nust be configure	reception (and trans nput or output. d as inputs.		by writing to the SS	PxBUF register.

- 5: SSPxADD value of '0' is not supported. Use SSPM = 0000 instead.

R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0			
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7							bit			
<b>Legend:</b> R = Readable	hit	W = Writable	bit	II = I Inimpler	nented bit, read	l as 'N'				
u = Bit is unch		x = Bit is unk		•	at POR and BO		thar Resets			
'1' = Bit is set	ungeu	0' = Bit is cle			d by hardware					
T - Dit 13 30t			arcu		a by hardware	0 - 0301 301				
bit 7			e bit (in I <sup>2</sup> C Sla	.,						
		terrupt when a all address dis	•	ddress (0x00 d	or 00h) is receiv	ed in the SSPx	SR			
bit 6	ACKSTAT: A	cknowledae St	atus bit (in I <sup>2</sup> C	mode only)						
		dge was not re	•							
		dge was recei								
bit 5	ACKDT: Ackr	nowledge Data	bit (in I <sup>2</sup> C mo	de only)						
	In Receive m									
			user initiates a	an Acknowledg	e sequence at t	the end of a ree	ceive			
	1 = Not Ackno 0 = Acknowle	•								
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit (in I <sup>2</sup> C Master mode only)									
	In Master Receive mode:									
	1 = Initiate Acknowledge sequence on SDAx and SCLx pins, and transmit ACKDT data bi									
		cally cleared b								
		edge sequence								
bit 3	<b>RCEN:</b> Receive Enable bit (in I <sup>2</sup> C Master mode only)									
	1 = Enables Receive mode for I <sup>2</sup> C 0 = Receive idle									
bit 2			hit (in I <sup>2</sup> C Ma	ster mode only	<b>v</b> )					
	<b>PEN:</b> Stop Condition Enable bit (in I <sup>2</sup> C Master mode only) SCKx Release Control:									
	1 = Initiate Stop condition on SDAx and SCLx pins. Automatically cleared by hardware.									
	0 = Stop cond			·	,	5				
bit 1	<b>RSEN:</b> Repeated Start Condition Enable bit (in I <sup>2</sup> C Master mode only)									
		epeated Start d Start conditio		DAx and SCLx	c pins. Automati	cally cleared by	y hardware.			
bit 0	SEN: Start Co	ondition Enable	e/Stretch Enab	le bit						
	In Master mo									
	1 = Initiate St 0 = Start cond		n SDAx and S	CLx pins. Auto	matically cleare	d by hardware				
	In Slave mod									
		etching is enab etching is disat		ave transmit ar	nd slave receive	e (stretch enabl	ed)			
Note de Cor				20						

# REGISTER 21-3: SSPxCON2: SSP CONTROL REGISTER 2<sup>(1)</sup>

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACKTIM <sup>(3)</sup>	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7	÷	•	•		•	•	bit
Legend:	L 14		L 14				
R = Readable		W = Writable		-	mented bit, read		
u = Bit is unch	anged	x = Bit is unk		-n/n = value	at POR and BO	R/value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	eared				
bit 7	ACKTIM: Ac	knowledge Tim	ne Status bit (l <sup>2</sup>	<sup>2</sup> C mode only)	(3)		
					e, set on eighth	falling edge of	SCLx clock
	0 <b>= Not an A</b>	cknowledge se	quence, clear	ed on ninth risi	ng edge of SCL		
bit 6	•	Condition Interr	•	•	y)		
		nterrupt on dete					
		ection interrupt			<b>、</b>		
bit 5		Condition Interr		•	• ·		
		nterrupt on dete ection interrupt			ullions		
bit 4		er Overwrite En					
	In SPI Slave						
			every time that	at a new data b	oyte is shifted in	ignoring the BI	= bit
					STAT register a	Iready set, SS	POV bit of th
	SSP In I <sup>2</sup> C Maste	xCON1 registe	er is set, and th	e buffer is not	updated		
		s ignored.					
	<u>In I<sup>2</sup>C Slave</u>	mode:					
					or a received ad	dress/data byte	e, ignoring th
		e of the SSPO∖ PxBUF is only u			r		
bit 3		Ax Hold Time S	-		1		
bit o			•	• •	ng edge of SCL	ć	
					ng edge of SCL		
bit 2	SBCDE: Sla	ve Mode Bus C	Collision Detec	t Enable bit (I <sup>2</sup>	C Slave mode c	only)	
					en the module i	s outputting a	high state, th
	BCLxIF bit of	f the PIR2 regis	ster is set, and	bus goes idle			
		lave bus collisi					
		s collision inter	-				
bit 1		ess Hold Enab	•	• •			
		g the eighth fa DN1 register wi			tching received	address byte,	CKP bit of th
		holding is disal			nii be neid iow.		
bit 0		Hold Enable b		ode only)			
				• ·	ved data byte, sl	ave hardware o	lears the CK
	bit of the	SSPxCON1 r	egister and SC				
	0 = Data hole	ding is disabled	1				
					out the last recei		
	-				ies to write the n	-	
<b>2:</b> Thi				-	dition detection	is explicitly liste	ed as enabled
• TI		ua hitia anlu au					

# REGISTER 21-4: SSPxCON3: SSP CONTROL REGISTER 3

**3:** The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

# REGISTER 21-5: SSPxMSK: SSP MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
			MSł	<<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set	I	'0' = Bit is cle	ared					
bit 7-1	<b>MSK&lt;7:1&gt;:</b> 1 = The rec 0 = The rec	eived address b	it n is compai it n is not use	red to SSPxADI ed to detect I <sup>2</sup> C	D <n> to detect address match</n>	I <sup>2</sup> C address m	atch	
bit 0	<ul> <li>0 = The received address bit n is not used to detect I<sup>2</sup>C address match</li> <li>MSK&lt;0&gt;: Mask bit for I<sup>2</sup>C Slave mode, 10-bit Address</li> <li>I<sup>2</sup>C Slave mode, 10-bit address (SSPM&lt;3:0&gt; = 0111 or 1111):</li> <li>1 = The received address bit 0 is compared to SSPxADD&lt;0&gt; to detect I<sup>2</sup>C address match</li> <li>0 = The received address bit 0 is not used to detect I<sup>2</sup>C address match</li> </ul>							

I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

# REGISTER 21-6: SSPxADD: MSSP ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
ADD<7:0>								
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplen	nented bit, read	d as '0'		
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					

#### Master mode:

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits SCLx pin clock period = ((ADD<7:0> + 1) \*4)/Fosc

#### 10-Bit Slave mode – Most Significant Address Byte:

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

# 10-Bit Slave mode – Least Significant Address Byte:

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

bit 7-1 ADD<7:1>: 7-bit address
---------------------------------

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

# 22.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous Full-Duplex is useful system. mode for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- · Two-character input buffer
- · One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- Input buffer overrun error detection
- · Received character framing error detection
- · Half-duplex synchronous master
- Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:


- · Automatic detection and calibration of the baud rate
- · Wake-up on Break reception
- · 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 22-1 and Figure 22-2.

The EUSART transmit output (TX\_out) is available to the TX/CK pin and internally to the following peripherals:


• Configurable Logic Cell (CLC)

#### FIGURE 22-1: EUSART TRANSMIT BLOCK DIAGRAM



# PIC16(L)F1508/9

# FIGURE 22-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 22-1, Register 22-2 and Register 22-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

# 22.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VoL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 22-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

# 22.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 22-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

### 22.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

**Note:** The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

# 22.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

# 22.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP different bit has а function. See Section22.5.1.2 "Clock Polarity".

### 22.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

#### 22.1.1.5 **TSR Status**

**FIGURE 22-3:** 

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.


Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

#### 22.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.


A special 9-bit Address mode is available for use with multiple receivers. See Section22.1.2.7 "Address Detection" for more information on the address mode.

- 22.1.1.7 Asynchronous Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and 1. the BRGH and BRG16 bits to achieve the desired baud rate (see Section22.4 "EUSART Baud Rate Generator (BRG)").
- Enable the asynchronous serial port by clearing 2. the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- Set SCKP bit if inverted transmit is desired. 4
- Enable the transmission by setting the TXEN 5. control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt 6. enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- If 9-bit transmission is selected, the ninth bit 7 should be loaded into the TX9D data bit.
- Load 8-bit data into the TXREG register. This 8. will start the transmission.





ASYNCHRONOUS TRANSMISSION



Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	235
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	_	TMR2IE	TMR1IE	76
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	_	TMR2IF	TMR1IF	79
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	234*
BRG<7:0>								236*
BRG<15:8>							236*	
TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	113
XREG EUSART Transmit Data Register								225
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	233
	ABDOVF GIE TMR1GIE TMR1GIF SPEN TRISB7 EUSART T	ABDOVF RCIDL GIE PEIE TMR1GIE ADIE TMR1GIF ADIF SPEN RX9 SPEN RX9 TRISB7 TRISB6 EUSARTTrasmit Da	ABDOVFRCIDL—GIEPEIETMR0IETMR1GIEADIERCIETMR1GIFADIFRCIFSPENRX9SRENTRISB7TRISB6TRISB7TRISB6TRISB7	ABDOVFRCIDL—SCKPGIEPEIETMR0IEINTETMR1GIEADIERCIETXIETMR1GIFADIFRCIFTXIFSPENRX9SRENCRENSPENRX9SRENBRGTRISB7TRISB6TRISB5TRISB4EUSARTTrasmit DataKKK	ABDOVFRCIDL-SCKPBRG16GIEPEIETMR0IEINTEIOCIETMR1GIEADIERCIETXIESSP1IETMR1GIFADIFRCIFTXIFSSP1IFSPENRX9SRENCRENADDENBRG*SRENCRENBRG*TRISB7TRISB6TRISB5TRISB4TRISB7	ABDOVFRCIDL-SCKPBRG16-GIEPEIETMR0IEINTEIOCIETMR0IFTMR1GIEADIERCIETXIESSP1IE-TMR1GIFADIFRCIFTXIFSSP1IF-SPENRX9SRENCRENADDENFERRBRG-:	ABDOVFRCIDL—SCKPBRG16—WUEGIEPEIETMR0IEINTEIOCIETMR0IFINTFTMR1GIEADIERCIETXIESSP1IE—TMR2IETMR1GIFADIFRCIFTXIFSSP1IF—TMR2IFSPENRX9SRENCRENADDENFERROERRBRG*: USART*:	ABDOVFRCIDL-SCKPBRG16-WUEABDENGIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIFTMR1GIEADIERCIETXIESSP1IE-TMR2IETMR1IETMR1GIFADIFRCIFTXIFSSP1IF-TMR2IFTMR1IFSPENRX9SRENCRENADDENFERROERRRX9DBRG-T:>-TRISB7TRISB6TRISB5TRISB4TRISB3TRISB5TRISB6EUSART TUBE TUBETURE

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission.

\* Page provides register information.

## 22.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 22-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

#### 22.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

Note: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

# 22.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section22.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional characters will be received until the overrun						
	condition is cleared. See						
	Section22.1.2.5 "Receive Overrun						
	Error" for more information on overrun						
	errors.						

### 22.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- · RCIE, Interrupt Enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

### 22.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREG will not clear the FERR bit.

# 22.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

# 22.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

### 22.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.


Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

- 22.1.2.8 Asynchronous Reception Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section22.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

22.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section22.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.



# FIGURE 22-5: ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	235
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	_	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	—	TMR2IF	TMR1IF	79
RCREG			EUS	ART Receiv	/e Data Reg	gister			228*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	234*
SPBRGL				BRG	<7:0>				236*
SPBRGH				BRG<	:15:8>				236*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	113
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	233

#### TABLE 22-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous reception.

\* Page provides register information.

# 22.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate.

The Auto-Baud Detect feature (see Section22.4.1 "Auto-Baud Detect") can be used to compensate for changes in the INTOSC frequency.

There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

# 22.3 Register Definitions: EUSART Control

# REGISTER 22-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0				
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D				
oit 7							bit				
_egend:											
R = Readable		W = Writable		-	nented bit, read						
u = Bit is uncl	•	x = Bit is unki		-n/n = Value at POR and BOR/Value at all other Res							
1' = Bit is set		'0' = Bit is cle	ared								
oit 7	CSRC: Cloc	k Source Select	t bit								
	<u>Asynchrono</u>	<u>us mode</u> :									
	Don't care										
	Synchronou		norotod inter-		N N						
		mode (clock ge node (clock fron			)						
oit 6		ransmit Enable I		,							
		9-bit transmiss									
		8-bit transmiss									
oit 5		smit Enable bit <sup>(1</sup>	1)								
	1 = Transmi 0 = Transmi										
oit 4		ART Mode Sele	ect bit								
	1 = Synchro										
	0 = Asynchi	ronous mode									
oit 3		nd Break Chara	cter bit								
	Asynchrono										
		ync Break on ne eak transmissio		n (cleared by I	nardware upon o	completion)					
	Synchronou		in completed								
	Don't care										
oit 2	BRGH: High	n Baud Rate Sel	ect bit								
	Asynchrono										
	1 = High sp 0 = Low spe										
	Synchronou										
	Unused in th										
oit 1	TRMT: Trans	smit Shift Regist	ter Status bit								
	1 = TSR em										
	0 = TSR full		<b>D</b> /								
oit 0	TX9D: Ninth Can be addr	bit of Transmit									
		ooo/data hit ar a	nority hit								

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit
Legend:							
R = Readab	le hit	W = Writable	hit	U = Unimplen	nented bit, read	as '0'	
u = Bit is und		x = Bit is unk		-	at POR and BOF		ther Resets
'1' = Bit is se	-	'0' = Bit is cle					
bit 7		I Port Enable b				4	
		ort enabled (col ort disabled (he		T and TX/CK p	ins as serial por	t pins)	
bit 6	<b>RX9:</b> 9-bit Re	eceive Enable I	oit				
		9-bit reception 8-bit reception					
bit 5		e Receive Enal	ole bit				
	Asynchronou						
	Don't care						
	-	mode – Maste	<u>er:</u>				
		single receive					
		s single receive ared after rece		ete			
		<u>mode – Slave</u>		010.			
	Don't care						
bit 4	CREN: Conti	nuous Receive	Enable bit				
	<u>Asynchronou</u>	<u>is mode</u> :					
	1 = Enables						
	0 = Disables						
	Synchronous		oivo until onal	blo bit CDEN is	cloared (CREN	l ovorridos SPI	
		continuous rec			cleared (CREN	I overnues SR	
bit 3	ADDEN: Add	dress Detect Er	able bit				
		is mode 9-bit (F					
	-		-	terrupt and load	d the receive bu	Iffer when RSR	<8> is set
			-	are received an	nd ninth bit can	be used as pa	rity bit
		<u>is mode 8-bit (F</u>	<u>RX9 = 0)</u> :				
	Don't care						
bit 2	FERR: Frami	-					h
	1 = Framing 0 = No frami	,	ipdated by rea	ading RCREG r	egister and rece	eive next valid	byte)
bit 1	OERR: Over	run Error bit					
	1 = Overrun 0 = No overr	•	leared by clea	aring bit CREN)			
bit 0	RX9D: Ninth	bit of Received	l Data				
		511 01 1 10001100	Dulu				

# REGISTER 22-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	e bit	U = Unimpler	nented bit, rea	ıd as '0'	
u = Bit is uncl	hanged	x = Bit is unk	nown	-n/n = Value a	at POR and B	OR/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	eared				
bit 7	ABDOVF: A	uto-Baud Dete	ct Overflow bit				
	Asynchrono						
		ud timer overflo	wed				
		ud timer did not	overflow				
	<u>Synchronou</u> Don't care	<u>s mode</u> :					
bit 6	RCIDL: Rec	eive Idle Flag b	oit				
	Asynchrono	us mode:					
	1 = Receive				•		
	0 = Start bit Synchronou	has been recei s mode:	ved and the re	ceiver is receiv	ing		
	Don't care	<u>s mode</u> .					
bit 5	Unimpleme	nted: Read as	<b>'</b> 0 <b>'</b>				
bit 4	SCKP: Sync	hronous Clock	Polarity Select	t bit			
	<u>Asynchrono</u>	<u>us mode</u> :					
		t inverted data t non-inverted o					
	Synchronou						
		clocked on risin clocked on fallir					
bit 3	BRG16: 16-	bit Baud Rate	Generator bit				
		aud Rate Gene ud Rate Gener					
bit 2	Unimpleme	nted: Read as	'0'				
bit 1	WUE: Wake	-up Enable bit					
	Asynchrono	<u>us mode</u> :					
	automati	cally clear after	RCIF is set.	No character w	ill be received	, RCIF bit will be	set. WUE wil
		r is operating n	ormally				
	<u>Synchronou</u> Don't care	s mode:					
bit 0		to-Baud Detect	Enable hit				
	ASUPEN. Au						
	-	aud Detect mod	e is enabled (d	clears when au	to-baud is com	plete)	
		aud Detect moc	-			. ,	
	Synchronou	<u>s mode</u> :					
	Don't care						

# REGISTER 22-3: BAUDCON: BAUD RATE CONTROL REGISTER

#### 22.4 **EUSART Baud Rate Generator** (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 22-3 contains the formulas for determining the baud rate. Example 22-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 22-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is idle before changing the system clock.

#### EXAMPLE 22-1: CALCULATING BAUD **RATE ERROR**

For a device with Fosc of 16 MHz, desired baud rate 0

of 9600, Asynchronous mode, 8-bit BRG:  
Desired Baud Rate = 
$$\frac{Fosc}{64([SPBRGH:SPBRGL] + 1)}$$
  
Solving for SPBRGH:SPBRGL:  

$$X = \frac{Fosc}{Desired Baud Rate} - 1$$

$$= \frac{16000000}{9600} - 1$$

$$= [25.042] = 25$$
Calculated Baud Rate =  $\frac{16000000}{64(25 + 1)}$ 

$$= 9615$$
Error =  $\frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$ 

$$= \frac{(9615 - 9600)}{9600} = 0.16\%$$

C

#### TABLE 22-3: BAUD RATE FORMULAS

C	Configuration Bi	ts		Baud Rate Formula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]
0	0	1	8-bit/Asynchronous	
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]
0	1	1	16-bit/Asynchronous	
1	0	x	8-bit/Synchronous	Fosc/[4 (n+1)]
1	1 x		16-bit/Synchronous	

**Legend:** x = Don't care, n = value of SPBRGH, SPBRGL register pair.

### TABLE 22-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16		WUE	ABDEN	235		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	234		
SPBRGL				BRG	<7:0>				236*		
SPBRGH		BRG<15:8>									
TXSTA	CSRC	CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D									

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the Baud Rate Generator.

\* Page provides register information.

					SYNC	<b>C</b> = 0, BRGH	l = 0, BRC	<b>616 =</b> 0				
BAUD	Fosc	; = 20.00	0 MHz	Fosc	= 18.43	2 MHz	Fosc = 16.000 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	_		_	_	_	_	_	_	_
1200	1221	1.73	255	1200	0.00	239	1202	0.16	207	1200	0.00	143
2400	2404	0.16	129	2400	0.00	119	2404	0.16	103	2400	0.00	71
9600	9470	-1.36	32	9600	0.00	29	9615	0.16	25	9600	0.00	17
10417	10417	0.00	29	10286	-1.26	27	10417	0.00	23	10165	-2.42	16
19.2k	19.53k	1.73	15	19.20k	0.00	14	19.23k	0.16	12	19.20k	0.00	8
57.6k	—	_	_	57.60k	0.00	7	_	_	_	57.60k	0.00	2
115.2k	—	_	_	_	_	_	_	_	_	—	_	_

# TABLE 22-5: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	<b>C =</b> 0, <b>BRG</b>	l = 0, BRG	<b>616 =</b> 0				
BAUD	Fos	c = 8.000	0 MHz	Fos	c = 4.000	) MHz	Fosc	; = 3.686	4 MHz	Fos	c = 1.00	) MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300		_		300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	_	—
9600	9615	0.16	12	_	_	_	9600	0.00	5	—	_	_
10417	10417	0.00	11	10417	0.00	5	_	_	_	_	_	_
19.2k	_	_	_	_	_	_	19.20k	0.00	2	—	_	_
57.6k	—	—	—	—	_	—	57.60k	0.00	0	—	—	—
115.2k	_	_	_	—	_	_	—		_	—	_	—

					SYNC	<b>C</b> = 0, BRGH	l = 1, BRC	<b>G16 =</b> 0				
BAUD	Foso	: = 20.00	0 MHz	Fosc	= 18.43	2 MHz	Fosc	: = 16.00	0 MHz	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	_	_		_	_		_	_		_	_
1200	—	—	—	—	—	—	—	—	—	—	—	—
2400	_	_	_	_	_	_	_	_	_	_	—	_
9600	9615	0.16	129	9600	0.00	119	9615	0.16	103	9600	0.00	71
10417	10417	0.00	119	10378	-0.37	110	10417	0.00	95	10473	0.53	65
19.2k	19.23k	0.16	64	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35
57.6k	56.82k	-1.36	21	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11
115.2k	113.64k	-1.36	10	115.2k	0.00	9	111.1k	-3.55	8	115.2k	0.00	5

					SYNC	<b>C</b> = 0, BRGH	l = 1, BRC	<b>G16 =</b> 0				
BAUD	Fos	c = 8.000	) MHz	Fos	c = 4.000	) MHz	Fosc	: = 3.686	4 MHz	Fos	c = 1.000	) MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	-	_	_	_	_	_	_	300	0.16	207
1200	—	—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	_	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	—	_	—		_	—	115.2k	0.00	1		_	—

TABLE 22-5: B/	BAUD RATES FOR A	<b>ASYNCHRONOUS</b>	IODES (CONTINUED)
----------------	------------------	---------------------	-------------------

					SYNC	<b>C</b> = 0, BRGH	l = 0, BRG	<b>616 =</b> 1				
BAUD	Fosc	= 20.00	0 MHz	Fosc	= 18.43	2 MHz	Fosc	: = 16.00	0 MHz	Fosc	= 11.059	92 MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	-0.01	4166	300.0	0.00	3839	300.03	0.01	3332	300.0	0.00	2303
1200	1200	-0.03	1041	1200	0.00	959	1200.5	0.04	832	1200	0.00	575
2400	2399	-0.03	520	2400	0.00	479	2398	-0.08	416	2400	0.00	287
9600	9615	0.16	129	9600	0.00	119	9615	0.16	103	9600	0.00	71
10417	10417	0.00	119	10378	-0.37	110	10417	0.00	95	10473	0.53	65
19.2k	19.23k	0.16	64	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35
57.6k	56.818	-1.36	21	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11
115.2k	113.636	-1.36	10	115.2k	0.00	9	111.11k	-3.55	8	115.2k	0.00	5

		SYNC = 0, BRGH = 0, BRG16 = 1													
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc	: = 3.686	4 MHz	Fosc = 1.000 MHz					
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207			
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51			
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25			
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	—			
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5			
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_			
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_			
115.2k	—	_	_	_			115.2k	0.00	1	—	_	—			

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1												
BAUD	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc = 11.0592 MHz				
RATE	Actual % valu Rate Error (decim	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	13332	300.0	0.00	9215		
1200	1200	-0.01	4166	1200	0.00	3839	1200.1	0.01	3332	1200	0.00	2303		
2400	2400	0.02	2082	2400	0.00	1919	2399.5	-0.02	1666	2400	0.00	1151		
9600	9597	-0.03	520	9600	0.00	479	9592	-0.08	416	9600	0.00	287		
10417	10417	0.00	479	10425	0.08	441	10417	0.00	383	10433	0.16	264		
19.2k	19.23k	0.16	259	19.20k	0.00	239	19.23k	0.16	207	19.20k	0.00	143		
57.6k	57.47k	-0.22	86	57.60k	0.00	79	57.97k	0.64	68	57.60k	0.00	47		
115.2k	116.3k	0.94	42	115.2k	0.00	39	114.29k	-0.79	34	115.2k	0.00	23		

# TABLE 22-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1												
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz				
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)		
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832		
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207		
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103		
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25		
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23		
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12		
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_		
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	_	—	—		

#### 22.4.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 22-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 22-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 22-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte <u>following</u> the Break character (see <u>Section22.4.3 "Auto-Wake-up</u> on <u>Break"</u>).
  - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
  - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

#### TABLE 22-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

**Note:** During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

# FIGURE 22-6: AUTOMATIC BAUD RATE CALIBRATION

BRG Value RX pin	XXXXh	<u>X 0000h</u>	Start	Edge #1 Edge #2 Edge #3 Edge #4 bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7	001Ch Edge #5 Stop bit
BRG Clock			uuu	www.www.www.	1_1000440000000000000000000000000000000
	Set by User —	1 1 			Auto Cleared
ABDEN bit		]			
RCIDL		I	-		
RCIF bit (Interrupt)		, , , , ,	<u> </u>		
Read		1			
RCREG		I I			
SPBRGL		1		XXh	X 1Ch
SPBRGH		1		XXh	) 00h

# 22.4.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDxCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPxBRGH:SPxBRGL register pair. The overflow condition will set the RCIF flag. The counter continues to count until the fifth rising edge is detected on the RX pin. The RCIDL bit will remain false ('0') until the fifth rising edge, at which time, the RCIDL bit will be set. If the RCREG is read after the overflow occurs, but before the fifth rising edge, then the fifth rising edge will set the RCIF again.

Terminating the auto-baud process early to clear an overflow condition will prevent proper detection of the sync character fifth rising edge. If any falling edges of the sync character have not yet occurred when the ABDEN bit is cleared, then those will be falsely detected as start bits. The following steps are recommended to clear the overflow condition:

- 1. Read RCREG to clear RCIF.
- 2. If RCIDL is zero, then wait for RCIF and repeat step 1.
- 3. Clear the ABDOVF bit.

### 22.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 22-7), and asynchronously if the device is in Sleep mode (Figure 22-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

# 22.4.3.1 Special Considerations

#### Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.


### Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

#### WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.



#### Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4 Q1 Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4 Bit Set by User Auto Cleared WUE bit RX/DT Line Note 1 RCIF Cleared due to User Read of RCREG Sleep Command Executed Sleep Ends

If the wake-up event requires long oscillator warm-up time, the automatic clearing of the WUE bit can occur while the stpost signal is Note 1: still active. This sequence should not depend on the presence of Q clocks. The EUSART remains in Idle while the WUE bit is set. 2:

# 22.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 22-9 for the timing of the Break character sequence.

### 22.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

#### Write to TXREG Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 bit 11 Stop bit Break TXIF bit (Transmit Interrupt Flag) TRMT bit (Transmit Shift Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

### FIGURE 22-9: SEND BREAK CHARACTER SEQUENCE

# 22.4.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- · RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section22.4.3 "Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.

# 22.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

### 22.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

### 22.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

### 22.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

22.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.


Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.


- 22.5.1.4 Synchronous Master Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section22.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.

# PIC16(L)F1508/9

# FIGURE 22-10: SYNCHRONOUS TRANSMISSION



# FIGURE 22-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



# TABLE 22-7:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER<br/>TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	235
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	_	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	—	TMR2IF	TMR1IF	79
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	234
SPBRGL				BRG	<7:0>				236*
SPBRGH				BRG<	:15:8>				236*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	113
TXREG			EUS	SART Transn	nit Data Regi	ster			225*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	233

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master transmission. \* Page provides register information.

### 22.5.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note:	If the RX/DT function is on an analog pin,
	the corresponding ANSEL bit must be
	cleared for the receiver to function.

### 22.5.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note:	If the device is of the TX/CK function	•		
	corresponding cleared.		01	

# 22.5.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters

will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

# 22.5.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

# 22.5.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

# PIC16(L)F1508/9

FIGURE 22-12:	SYNCHRONOUS RECEPTION	(MASTER MODE, SREN)

RX/DT bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7	
TX/CK pin (SCKP = 0)	
TX/CK pin	
SREN bit	
CREN bit _ <sup>'0'</sup> RCIF bit (Interrupt)	<u>'0'</u>
Read RCREG	
<b>Note:</b> Timing diagram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.	

# TABLE 22-8:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER<br/>RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	_	WUE	ABDEN	235
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	_	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	_	TMR2IF	TMR1IF	79
RCREG			EUS	ART Receiv	/e Data Reg	jister			228*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	234
SPBRGL				BRG	<7:0>				236*
SPBRGH		BRG<15:8>							
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	113
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	233

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master reception.

\* Page provides register information.

#### 22.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

#### 22.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section22.5.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 22.5.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

# TABLE 22-9:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE<br/>TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	235
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	—	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	—	TMR2IF	TMR1IF	79
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	234
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	113
TXREG			EUSA	ART Transn	nit Data Reg	gister			225*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	233

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave transmission.

Page provides register information.

# 22.5.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section22.5.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never idle
- · SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 22.5.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

# TABLE 22-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	235
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	—	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	—	TMR2IF	TMR1IF	79
RCREG	EUSART Receive Data Register							228*	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	234
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	113
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	233

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave reception.

\* Page provides register information.

Figure 23-1 shows a simplified block diagram of PWM

For a step-by-step procedure on how to set up this

module for PWM operation, refer to Section

23.1.9 "Setup for PWM Operation using PWMx

operation.


Pins".

# 23.0 PULSE-WIDTH MODULATION (PWM) MODULE

The PWM module generates a Pulse-Width Modulated signal determined by the duty cycle, period, and resolution that are configured by the following registers:

- PR2
- T2CON
- PWMxDCH
- PWMxDCL
- PWMxCON

# FIGURE 23-1: SIMPLIFIED PWM BLOCK DIAGRAM



# 23.1 PWMx Pin Configuration

All PWM outputs are multiplexed with the PORT data latch. The user must configure the pins as outputs by clearing the associated TRIS bits.

Note:	Clearing the PWMxOE bit will relinquish					
control of the PWMx pin.						

### 23.1.1 FUNDAMENTAL OPERATION

The PWM module produces a 10-bit resolution output. Timer2 and PR2 set the period of the PWM. The PWMxDCL and PWMxDCH registers configure the duty cycle. The period is common to all PWM modules, whereas the duty cycle is independently controlled.

Note:	The Timer2 postscaler is not used in the
	determination of the PWM frequency. The
	postscaler could be used to have a servo
	update rate at a different frequency than
	the PWM output.

All PWM outputs associated with Timer2 are set when TMR2 is cleared. Each PWMx is cleared when TMR2 is equal to the value specified in the corresponding PWMxDCH (8 MSb) and PWMxDCL<7:6> (2 LSb) registers. When the value is greater than or equal to PR2, the PWM output is never cleared (100% duty cycle).

Note: The PWMxDCH and PWMxDCL registers are double buffered. The buffers are updated when Timer2 matches PR2. Care should be taken to update both registers before the timer match occurs.

### 23.1.2 PWM OUTPUT POLARITY

The output polarity is inverted by setting the PWMxPOL bit of the PWMxCON register.

# 23.1.3 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 23-1.

# EQUATION 23-1: PWM PERIOD

$$PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$$

(TMR2 Prescale Value)

Note: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The PWM output is active. (Exception: When the PWM duty cycle = 0%, the PWM output will remain inactive.)
- The PWMxDCH and PWMxDCL register values are latched into the buffers.

Note:	The Timer2 postscaler has no effect on					
the PWM operation.						

# 23.1.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDCH and PWMxDCL register pair. The PWMxDCH register contains the eight MSbs and the PWMxDCL<7:6>, the two LSbs. The PWMxDCH and PWMxDCL registers can be written to at any time.

Equation 23-2 is used to calculate the PWM pulse width.

Equation 23-3 is used to calculate the PWM duty cycle ratio.

# EQUATION 23-2: PULSE WIDTH

 $Pulse Width = (PWMxDCH:PWMxDCL<7:6>) \bullet$ 

TOSC • (TMR2 Prescale Value)

Note: Tosc = 1/Fosc


# EQUATION 23-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(PWMxDCH:PWMxDCL<7:6>)}{4(PR2+1)}$$

The 8-bit timer TMR2 register is concatenated with the two Least Significant bits of 1/Fosc, adjusted by the Timer2 prescaler to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

Figure 23-2 shows a waveform of the PWM signal when the duty cycle is set for the smallest possible pulse.

### FIGURE 23-2: PWM OUTPUT



### 23.1.5 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 23-4.

# EQUATION 23-4: PWM RESOLUTION

Resolution =  $\frac{\log[4(PR2 + 1)]}{\log(2)}$  bits

**Note:** If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

PWM Frequency	0.31 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	64	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

# TABLE 23-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	0.31 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	64	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

# 23.1.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

### 23.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency (Fosc). Any changes in the system clock frequency will result in changes to the PWM frequency. Refer to Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

# 23.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWM registers to their Reset states.

#### 23.1.9 SETUP FOR PWM OPERATION USING PWMx PINS

The following steps should be taken when configuring the module for PWM operation using the PWMx pins:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- 3. Load the PR2 register with the PWM period value.
- 4. Clear the PWMxDCH register and bits <7:6> of the PWMxDCL register.
- 5. Configure and start Timer2:
  - Clear the TMR2IF interrupt flag bit of the PIR1 register. See note below.
  - Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value.
  - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- 6. Enable PWM output pin and wait until Timer2 overflows, TMR2IF bit of the PIR1 register is set. See note below.
- 7. Enable the PWMx pin output driver(s) by clearing the associated TRIS bit(s) and setting the PWMxOE bit of the PWMxCON register.
- 8. Configure the PWM module by loading the PWMxCON register with the appropriate values.
  - Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then move Step 8 to replace Step 4.
    - **2:** For operation with other peripherals only, disable PWMx pin outputs.

# 23.2 Register Definitions: PWM Control

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	U-0	U-0	U-0	U-0				
PWMxEN	PWMxOE	PWMxOUT	PWMxPOL	—	—	—	—				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
u = Bit is unch	anged	x = Bit is unkr	iown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set		'0' = Bit is clea	ared								
bit 7	PWMxEN: P\	WM Module En	able bit								
	1 = PWM mc	1 = PWM module is enabled									
	0 = PWM mc	odule is disable	d								
bit 6	PWMxOE: P	WM Module Output Enable bit									
	1 = Output to PWMx pin is enabled										
	0 = Output to	PWMx pin is o	disabled								
bit 5	PWMxOUT: F	PWM Module C	output Value bi	t							
bit 4	PWMxPOL:	PWMx Output F	Polarity Select	bit							
	1 = PWM output is active-low										
	0 = PWM out	tput is active-hi	gh								
bit 3-0	Unimplemen	ted: Read as '	0'								

### REGISTER 23-1: PWMxCON: PWM CONTROL REGISTER

#### REGISTER 23-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PWMx[	DCH<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is unchang	ed	x = Bit is unknown		-n/n = Value at	POR and BOR/V	alue at all other Re	esets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0

**PWMxDCH<7:0>:** PWM Duty Cycle Most Significant bits These bits are the MSbs of the PWM duty cycle. The two LSbs are found in the PWMxDCL register.

#### REGISTER 23-3: PWMxDCL: PWM DUTY CYCLE LOW BITS

	R/W-x/u	11.0	11.0	11.0	11.0	11.0	11.0
R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0
PWMxDCL<7:6>		—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	PWMxDCL<7:6>: PWM Duty Cycle Least Significant bits
	These bits are the LSbs of the PWM duty cycle. The MSbs are found in the PWMxDCH register.
bit 5-0	Unimplemented: Read as '0'

#### TABLE 23-3: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PR2			1	Fimer2 module F	Period Register				166*
PWM1CON	PWM1EN	PWM10E	PWM10UT	PWM1POL	_	_	_	_	255
PWM1DCH				PWM1D0	CH<7:0>				256
PWM1DCL	PWM1D	CL<7:6>	—	_	_	—	—	_	256
PWM2CON	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	_	—	—	_	255
PWM2DCH		PWM2DCH<7:0>							
PWM2DCL	PWM2D	CL<7:6>	—	_	_	—	—	_	256
PWM3CON	PWM3EN	PWM3OE	PWM3OUT	PWM3POL	_	_	_	_	255
PWM3DCH			•	PWM3D0	CH<7:0>				256
PWM3DCL	PWM3D	CL<7:6>		_	_	_	_	_	256
PWM4CON	PWM4EN	PWM40E	PWM4OUT	PWM4POL	_	_	_	_	255
PWM4DCH				PWM4D0	CH<7:0>	•	•		256
PWM4DCL	PWM4D	CL<7:6>	_	_	—	_	_	_	256
T2CON	_		T2OUT	PS<3:0>		TMR2ON	T2CKP	PS<1:0>	168
TMR2				Timer2 modu	ule Register	•	•		166*
TRISA	—	_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	109
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	117

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM.

\* Page provides register information.

Note 1: Unimplemented, read as '1'.

# 24.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLCx) provides programmable logic that operates outside the speed limitations of software execution. The logic cell takes up to 16 input signals, and through the use of configurable gates, reduces the 16 inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:


- · I/O pins
- Internal clocks
- · Peripherals
- · Register bits

The output can be directed internally to peripherals and to an output pin.

Refer to Figure 24-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- Combinatorial Logic
  - AND
  - NAND
  - AND-OR
  - AND-OR-INVERT
  - OR-XOR
  - OR-XNOR
- Latches
  - S-R
  - Clocked D with Set and Reset
  - Transparent D with Set and Reset
  - Clocked J-K with Reset



#### FIGURE 24-1: CONFIGURABLE LOGIC CELL BLOCK DIAGRAM

# 24.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- Data selection
- · Data gating
- · Logic function selection
- Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

#### 24.1.1 DATA SELECTION

There are 16 signals available as inputs to the configurable logic. Four 8-input multiplexers are used to select the inputs to pass on to the next stage. The 16 inputs to the multiplexers are arranged in groups of four. Each group is available to two of the four multiplexers, in each case, paired with a different group. This arrangement makes possible selection of up to two from a group without precluding a selection from another group.

Data selection is through four multiplexers as indicated on the left side of Figure 24-2. Data inputs in the figure are identified by a generic numbered input name.

Table 24-1 correlates the generic input name to the actual signal for each CLC module. The columns labeled lcxd1 through lcxd4 indicate the MUX output for the selected data input. D1S through D4S are abbreviations for the MUX select input codes: LCxD1S<2:0> through LCxD4S<2:0>, respectively. Selecting a data input in a column excludes all other inputs in that column.

Data inputs are selected with CLCxSEL0 and CLCxSEL1 registers (Register 24-3 and Register 24-5, respectively).

**Note:** Data selections are undefined at power-up.

Data Input	lcxd1 D1S	lcxd2 D2S	lcxd3 D3S	lcxd4 D4S	CLC 1	CLC 2	CLC 3	CLC 4
LCx_in[0]	000	—	—	100	CLC1IN0	CLC2IN0	CLC3IN0	CLC4IN0
LCx_in[1]	001	_	_	101	CLC1IN1	CLC2IN1	CLC3IN1	CLC4IN1
LCx_in[2]	010	_	_	110	C1OUT_sync	C1OUT_sync	C1OUT_sync	C1OUT_sync
LCx_in[3]	011	_	_	111	C2OUT_sync	C2OUT_sync	C2OUT_sync	C2OUT_sync
LCx_in[4]	100	000	_	_	Fosc	Fosc	Fosc	Fosc
LCx_in[5]	101	001	_	_	T0_overflow	T0_overflow	T0_overflow	T0_overflow
LCx_in[6]	110	010	_	_	T1_overflow	T1_overflow	T1_overflow	T1_overflow
LCx_in[7]	111	011	_	_	T2_match	T2_match	T2_match	T2_match
LCx_in[8]	_	100	000	_	LC1_out	LC1_out	LC1_out	LC1_out
LCx_in[9]		101	001		LC2_out	LC2_out	LC2_out	LC2_out
LCx_in[10]	-	110	010		LC3_out	LC3_out	LC3_out	LC3_out
LCx_in[11]		111	011		LC4_out	LC4_out	LC4_out	LC4_out
LCx_in[12]			100	000	NCO1_out	LFINTOSC	TX_out (EUSART)	SCK_out (MSSP)
LCx_in[13]	_	—	101	001	HFINTOSC	FRC	LFINTOSC	SDO_out (MSSP)
LCx_in[14]	_		110	010	PWM3_out	PWM1_out	PWM2_out	PWM1_out
LCx_in[15]	_		111	011	PWM4_out	PWM2_out	PWM3_out	PWM4_out

TABLE 24-1: CLCx DATA INPUT SELECTION

#### 24.1.2 DATA GATING

Outputs from the input multiplexers are directed to the desired logic function input through the data gating stage. Each data gate can direct any combination of the four selected inputs.

#### Note: Data gating is undefined at power-up.

The gate stage is more than just signal direction. The gate can be configured to direct each input signal as inverted or non-inverted data. Directed signals are ANDed together in each gate. The output of each gate can be inverted before going on to the logic function stage.

The gating is in essence a 1-to-4 input AND/NAND/OR/NOR gate. When every input is inverted and the output is inverted, the gate is an OR of all enabled data inputs. When the inputs and output are not inverted, the gate is an AND or all enabled inputs.

Table 24-2 summarizes the basic logic that can be obtained in gate 1 by using the gate logic select bits. The table shows the logic of four input variables, but each gate can be configured to use less than four. If no inputs are selected, the output will be zero or one, depending on the gate output polarity bit.

TABLE 24-2: DATA GATING LOGIC

CLCxGLS0	LCxG1POL	Gate Logic
0x55	1	AND
0x55	0	NAND
0xAA	1	NOR
0xAA	0	OR
0x00	0	Logic 0
0x00	1	Logic 1

It is possible (but not recommended) to select both the true and negated values of an input. When this is done, the gate output is zero, regardless of the other inputs, but may emit logic glitches (transient-induced pulses). If the output of the channel must be zero or one, the recommended method is to set all gate bits to zero and use the gate polarity bit to set the desired level.

Data gating is configured with the logic gate select registers as follows:

- Gate 1: CLCxGLS0 (Register 24-5)
- Gate 2: CLCxGLS1 (Register 24-6)
- Gate 3: CLCxGLS2 (Register 24-7)
- Gate 4: CLCxGLS3 (Register 24-8)

Register number suffixes are different than the gate numbers because other variations of this module have multiple gate selections in the same register. Data gating is indicated in the right side of Figure 24-2. Only one gate is shown in detail. The remaining three gates are configured identically with the exception that the data enables correspond to the enables for that gate.

### 24.1.3 LOGIC FUNCTION

There are eight available logic functions including:

- AND-OR
- OR-XOR
- AND
- S-R Latch
- D Flip-Flop with Set and Reset
- D Flip-Flop with Reset
- J-K Flip-Flop with Reset
- · Transparent Latch with Set and Reset

Logic functions are shown in Figure 24-3. Each logic function has four inputs and one output. The four inputs are the four data gate outputs of the previous stage. The output is fed to the inversion stage and from there to other peripherals, an output pin, and back to the CLCx itself.

# 24.1.4 OUTPUT POLARITY

The last stage in the configurable logic cell is the output polarity. Setting the LCxPOL bit of the CLCxCON register inverts the output signal from the logic stage. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

# 24.1.5 CLCx SETUP STEPS

The following steps should be followed when setting up the CLCx:

- Disable CLCx by clearing the LCxEN bit.
- Select desired inputs using CLCxSEL0 and CLCxSEL1 registers (See Table 24-1).
- Clear any associated ANSEL bits.
- Set all TRIS bits associated with inputs.
- · Clear all TRIS bits associated with outputs.
- Enable the chosen inputs through the four gates using CLCxGLS0, CLCxGLS1, CLCxGLS2, and CLCxGLS3 registers.
- Select the gate output polarities with the LCxPOLy bits of the CLCxPOL register.
- Select the desired logic function with the LCxMODE<2:0> bits of the CLCxCON register.
- Select the desired polarity of the logic output with the LCxPOL bit of the CLCxPOL register. (This step may be combined with the previous gate output polarity step).
- If driving a device, set the LCxOE bit in the CLCxCON register and also clear the TRIS bit corresponding to that output.
- If interrupts are desired, configure the following bits:
  - Set the LCxINTP bit in the CLCxCON register for rising event.
  - Set the LCxINTN bit in the CLCxCON register or falling event.
  - Set the CLCxIE bit of the associated PIE registers.
  - Set the GIE and PEIE bits of the INTCON register.
- Enable the CLCx by setting the LCxEN bit of the CLCxCON register.

# 24.2 CLCx Interrupts

An interrupt will be generated upon a change in the output value of the CLCx when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in each CLC for this purpose.

The CLCxIF bit of the associated PIR registers will be set when either edge detector is triggered and its associated enable bit is set. The LCxINTP enables rising edge interrupts and the LCxINTN bit enables falling edge interrupts. Both are located in the CLCxCON register.

To fully enable the interrupt, set the following bits:

- · LCxON bit of the CLCxCON register
- · CLCxIE bit of the associated PIE registers
- LCxINTP bit of the CLCxCON register (for a rising edge detection)
- LCxINTN bit of the CLCxCON register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The CLCxIF bit of the associated PIR registers, must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

# 24.3 Output Mirror Copies

Mirror copies of all LCxCON output bits are contained in the CLCxDATA register. Reading this register reads the outputs of all CLCs simultaneously. This prevents any reading skew introduced by testing or reading the CLCxOUT bits in the individual CLCxCON registers.

# 24.4 Effects of a Reset

The CLCxCON register is cleared to zero as the result of a Reset. All other selection and gating values remain unchanged.

# 24.5 Operation During Sleep


The CLC module operates independently from the system clock and will continue to run during Sleep, provided that the input sources selected remain active.

The HFINTOSC remains active during Sleep when the CLC module is enabled and the HFINTOSC is selected as an input source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and as a CLC input source, when the CLC is enabled, the CPU will go idle during Sleep, but the CLC will continue to operate and the HFINTOSC will remain active.


This will have a direct effect on the Sleep mode current.

# PIC16(L)F1508/9



# PIC16(L)F1508/9

#### FIGURE 24-3: PROGRAMMABLE LOGIC FUNCTIONS



# 24.6 Register Definitions: CLC Control

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0					
LCxEN	LCxOE	LCxOUT	LCxINTP	LCxINTN	L	CxMODE<2:0>	•					
bit 7							bit					
Legend:												
R = Readable bit		W = Writable	bit	U = Unimplen	nented bit, read	as '0'						
u = Bit is unc	hanged	x = Bit is unknown		-n/n = Value a	t POR and BO	R/Value at all o	ther Resets					
1' = Bit is set		'0' = Bit is cle	ared									
bit 7	LCxEN: Con	ifigurable Logic	Cell Enable bi	it								
		1 = Configurable logic cell is enabled and mixing input signals										
	0 = Configu	0 = Configurable logic cell is disabled and has logic zero output										
bit 6	LCxOE: Cor	LCxOE: Configurable Logic Cell Output Enable bit										
		rable logic cell p										
	0	0 = Configurable logic cell port pin output disabled										
bit 5	LCxOUT: Configurable Logic Cell Data Output bit											
	•	Read-only: logic cell output data, after LCxPOL; sampled from lcx_out wire.										
bit 4		LCxINTP: Configurable Logic Cell Positive Edge Going Interrupt Enable bit										
		<ul> <li>1 = CLCxIF will be set when a rising edge occurs on lcx_out</li> <li>0 = CLCxIF will not be set</li> </ul>										
bit 3			ic Cell Negativ	ve Edae Goina	Interrupt Enabl	e hit						
		LCxINTN: Configurable Logic Cell Negative Edge Going Interrupt Enable bit 1 = CLCxIF will be set when a falling edge occurs on lcx out										
		1 = CLCxIF will not be set										
bit 2-0	LCxMODE<	LCxMODE<2:0>: Configurable Logic Cell Functional Mode bits										
		111 = Cell is 1-input transparent latch with S and R										
		110 = Cell is J-K flip-flop with R										
		101 = Cell is 2-input D flip-flop with R										
		100 = Cell is 1-input D flip-flop with S and R 011 = Cell is S-R latch										
		s 4-input AND										
		001 = Cell is OR-XOR 000 = Cell is AND-OR										

#### REGISTER 24-1: CLCxCON: CONFIGURABLE LOGIC CELL CONTROL REGISTER

R/W-0/0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u				
LCxPOL				LCxG4POL	LCxG3POL	LCxG2POL	LCxG1POL				
bit 7							bit 0				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
u = Bit is un	ichanged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets				
'1' = Bit is s	et	'0' = Bit is clea	ared								
bit 7	1 = The ou	LCxPOL: LCOUT Polarity Control bit 1 = The output of the logic cell is inverted 0 = The output of the logic cell is not inverted									
bit 6-4	Unimplem	ented: Read as '	)'								
bit 3	LCxG4POL	LCxG4POL: Gate 4 Output Polarity Control bit									
		<ul> <li>1 = The output of gate 4 is inverted when applied to the logic cell</li> <li>0 = The output of gate 4 is not inverted</li> </ul>									
bit 2	LCxG3POL	LCxG3POL: Gate 3 Output Polarity Control bit									
		<ul> <li>1 = The output of gate 3 is inverted when applied to the logic cell</li> <li>0 = The output of gate 3 is not inverted</li> </ul>									
bit 1	LCxG2POL	.: Gate 2 Output	Polarity Con	trol bit							
		<ul> <li>1 = The output of gate 2 is inverted when applied to the logic cell</li> <li>0 = The output of gate 2 is not inverted</li> </ul>									
bit 0	LCxG1POL	: Gate 1 Output	Polarity Con	trol bit							
		tput of gate 1 is in tput of gate 1 is r		n applied to the	logic cell						

### REGISTER 24-2: CLCxPOL: SIGNAL POLARITY CONTROL REGISTER

U-0	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u					
—		LCxD2S<2:0>(1)		—	L	.CxD1S<2:0> <sup>(1)</sup>						
bit 7	·				-		bit 0					
Legend:												
R = Readable	bit	mented bit, read	l as '0'									
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all o	ther Resets					
'1' = Bit is set		'0' = Bit is clea	ared									
bit 7	Unimpleme	nted: Read as 'o	)'									
bit 6-4	LCxD2S<2:0>: Input Data 2 Selection Control bits <sup>(1)</sup>											
	111 = LCx_in[11] is selected for lcxd2											
	110 = LCx_in[10] is selected for lcxd2											
	101 = LCx_in[9] is selected for lcxd2											
	100 = LCx_in[8] is selected for lcxd2											
	011 = LCx_in[7] is selected for lcxd2											
	010 = LCx_in[6] is selected for lcxd2											
	001 = LCx_in[5] is selected for lcxd2											
	$000 = LCx_{}$	in[4] is selected	for lcxd2									
bit 3	Unimpleme	nted: Read as '0	)'									
bit 2-0	LCxD1S<2:0	0>: Input Data 1	Selection Co	ntrol bits <sup>(1)</sup>								
	111 = LCx_	in[7] is selected	for lcxd1									
	110 = LCx_	110 = LCx in[6] is selected for lcxd1										
	101 = LCx_in[5] is selected for lcxd1											
	100 = LCx_in[4] is selected for lcxd1											
	011 = LCx_	in[3] is selected	for lcxd1									
		in[2] is selected										
		in[1] is selected										
	000 = LCx_	in[0] is selected	for lcxd1									

# REGISTER 24-3: CLCxSEL0: MULTIPLEXER DATA 1 AND 2 SELECT REGISTER

**Note 1:** See Table 24-1 for signal names associated with inputs.

				-								
U-0	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u					
—		LCxD4S<2:0>(1)	)	—		LCxD3S<2:0> <sup>(1)</sup>	)					
bit 7							bit					
Legend:												
R = Readal	ble bit	W = Writable b	oit	U = Unimple	mented bit, rea	d as '0'						
u = Bit is unchanged		x = Bit is unkn	own	-n/n = Value	at POR and BC	OR/Value at all o	ther Resets					
'1' = Bit is set		'0' = Bit is clea	ared									
bit 7	Unimpleme	Unimplemented: Read as '0'										
bit 6-4	LCxD4S<2	LCxD4S<2:0>: Input Data 4 Selection Control bits <sup>(1)</sup>										
		111 = LCx_in[3] is selected for lcxd4										
		110 = LCx_in[2] is selected for lcxd4										
		101 = LCx_in[1] is selected for lcxd4										
		$100 = LCx_in[0]$ is selected for loxd4										
		$011 = LCx_in[15]$ is selected for lox4										
		$010 = LCx_in[14]$ is selected for lox4										
		001 = LCx_in[13] is selected for lcxd4 000 = LCx in[12] is selected for lcxd4										
bit 3		ented: Read as '0										
bit 2-0	LCxD3S<2	:0>: Input Data 3	Selection Cc	ontrol bits <sup>(1)</sup>								
	111 = LCx	111 = LCx in[15] is selected for lcxd3										
	110 = LCx	$110 = LCx_in[14]$ is selected for lcxd3										
		$101 = LCx_in[13]$ is selected for lcxd3										
		100 = LCx_in[12] is selected for lcxd3										
		011 = LCx_in[11] is selected for lcxd3										
		010 = LCx_in[10] is selected for lcxd3										
		001 = LCx_in[9] is selected for lcxd3										
	000 = LCX	_in[8] is selected	IOI ICX03									
Note 1:	See Table 24-1 f	for signal names a	associated w	ith inputs.								

# REGISTER 24-4: CLCxSEL1: MULTIPLEXER DATA 3 AND 4 SELECT REGISTER

**Note 1:** See Table 24-1 for signal names associated with inputs.

LCxG1D4T			R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
	LCxG1D4N	LCxG1D3T	LCxG1D3N	LCxG1D2T	LCxG1D2N	LCxG1D1T	LCxG1D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	1 = Icxd4T is	Gate 1 Data 4 T gated into Icxg	j1	rted) bit			
bit 6		not gated into Sate 1 Data 4 I	•	ted) hit			
bit 6 LCxG1D4N: Gate 1 Data 4 Negated (inverted) bit 1 = lcxd4N is gated into lcxg1 0 = lcxd4N is not gated into lcxg1							
bit 5	LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit 1 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1						
bit 4	LCxG1D3N: Gate 1 Data 3 Negated (inverted) bit 1 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1						
bit 3	LCxG1D2T: Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1						
bit 2	LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1						
bit 1	LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1						
bit 0	LCxG1D1N: ( 1 = lcxd1N is	Gate 1 Data 1 I gated into lcxg not gated into	Negated (inver g1	rted) bit			

# REGISTER 24-5: CLCxGLS0: GATE 1 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG2D4T	LCxG2D4N	LCxG2D3T	LCxG2D3N	LCxG2D2T	LCxG2D2N	LCxG2D1T	LCxG2D1N
bit 7		•				•	bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown		at POR and BO		other Resets
'1' = Bit is set	0	'0' = Bit is cle	ared				
bit 7		Sate 2 Data 4 1	Frue (non-inver	rted) hit			
bit i		gated into lcxc	•				
		not gated into					
bit 6	LCxG2D4N:	Gate 2 Data 4	Negated (inver	ted) bit			
	1 = Icxd4N is gated into Icxg2						
	0 = Icxd4N is	not gated into	lcxg2				
bit 5	LCxG2D3T: (	Gate 2 Data 3 1	True (non-inver	rted) bit			
		gated into lcxg					
		not gated into	•				
bit 4			Negated (inver	ted) bit			
		gated into Icx					
		not gated into	•				
bit 3			Frue (non-inver	rted) bit			
		gated into lcxg not gated into					
bit 2		•	•	ted) bit			
	LCxG2D2N: Gate 2 Data 2 Negated (inverted) bit 1 = lcxd2N is gated into lcxg2						
		not gated into					
bit 1	<b>LCxG2D1T:</b> Gate 2 Data 1 True (non-inverted) bit						
	1 = Icxd1T is gated into Icxg2						
		not gated into					
bit 0	LCxG2D1N:	Gate 2 Data 1	Negated (inver	ted) bit			
	1 = Icxd1N is	gated into lcxg	g2				
	0 = Icxd1N is	not acted into	10				

# REGISTER 24-6: CLCxGLS1: GATE 2 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG3D4T	LCxG3D4N	LCxG3D3T	LCxG3D3N	LCxG3D2T	LCxG3D2N	LCxG3D1T	LCxG3D1N
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	•	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7		Gate 3 Data 4 T	-	rted) bit			
		gated into lcxg not gated into					
bit 6		Gate 3 Data 4 I	•	rted) bit			
Site		gated into Icx	•				
	0 = lcxd4N is not gated into lcxg3						
bit 5	LCxG3D3T: Gate 3 Data 3 True (non-inverted) bit						
	1 = Icxd3T is gated into Icxg3						
1. 11. A		not gated into	•				
bit 4		Gate 3 Data 3 I	•	rted) bit			
		not gated into	•				
bit 3		Gate 3 Data 2 T	•	rted) bit			
		gated into lcxg		·			
		not gated into	-				
bit 2		Gate 3 Data 2 I	•	rted) bit			
	1 = lcxd2N is gated into lcxg3						
bit 1	0 = Icxd2N is not gated into Icxg3						
bit i	LCxG3D1T: Gate 3 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg3						
	0 = Icxd1T is not gated into Icxg3						
bit 0	<b>LCxG3D1N:</b> Gate 3 Data 1 Negated (inverted) bit						
		gated into lcxg					
	0 = Icxd1N is	not gated into	lcxg3				

# REGISTER 24-7: CLCxGLS2: GATE 3 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG4D4T	LCxG4D4N	LCxG4D3T	LCxG4D3N	LCxG4D2T	LCxG4D2N	LCxG4D1T	LCxG4D1N
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch		x = Bit is unkr			at POR and BO		ther Resets
'1' = Bit is set	angea	'0' = Bit is clea					
bit 7		Gate 4 Data 4 1	· ·	rted) bit			
		gated into lcxg not gated into	•				
bit 6		•	•	ted) bit			
bit o	LCxG4D4N: Gate 4 Data 4 Negated (inverted) bit 1 = lcxd4N is gated into lcxg4						
	0 = lcxd4N  is not gated into lcxg4						
bit 5	LCxG4D3T: (	Gate 4 Data 3 1	True (non-inver	rted) bit			
	1 = Icxd3T is	gated into lcxg	<b>j</b> 4				
	0 = Icxd3T is	not gated into	lcxg4				
bit 4		Gate 4 Data 3	•	ted) bit			
		gated into Icx					
		not gated into	•				
bit 3		Sate 4 Data 2 1	,	rted) bit			
		gated into lcxg not gated into					
bit 2		•	•	rted) bit			
	LCxG4D2N: Gate 4 Data 2 Negated (inverted) bit 1 = Icxd2N is gated into Icxg4						
		not gated into					
bit 1	LCxG4D1T: Gate 4 Data 1 True (non-inverted) bit						
		gated into lcxg					
		not gated into	•				
bit 0		Gate 4 Data 1	•	ted) bit			
		gated into Icx					
	0 = 10001 N is	not gated into	icxg4				

# REGISTER 24-8: CLCxGLS3: GATE 4 LOGIC SELECT REGISTER

# REGISTER 24-9: CLCDATA: CLC DATA OUTPUT

U-0	U-0 U-0		R-0	R-0	R-0	R-0	
—	—	—	MLC4OUT	MLC3OUT	MLC2OUT	MLC1OUT	
t 7						bit 0	
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			-n/n = Value a	at POR and BO	R/Value at all o	ther Resets	
'1' = Bit is set '0' = Bit is cleared							
Unimplemente	ed: Read as '0'						
bit 3 MLC4OUT: Mirror copy of LC4OUT bit							
bit 2 MLC3OUT: Mirror copy of LC3OUT bit							
bit 1 MLC2OUT: Mirror copy of LC2OUT bit							
MLC2OUT: M	irror copy of LC	2001 bit					
		it W = Writable nged x = Bit is unkr '0' = Bit is clear Unimplemented: Read as '0' MLC4OUT: Mirror copy of LC	it W = Writable bit nged x = Bit is unknown '0' = Bit is cleared Unimplemented: Read as '0' MLC4OUT: Mirror copy of LC4OUT bit	—       —       MLC4OUT         iit       W = Writable bit       U = Unimpler         nged       x = Bit is unknown       -n/n = Value a         '0' = Bit is cleared       '0'         Unimplemented: Read as '0'       MLC4OUT: Mirror copy of LC4OUT bit	—     —     MLC4OUT     MLC3OUT       iit     W = Writable bit     U = Unimplemented bit, read       nged     x = Bit is unknown     -n/n = Value at POR and BOI       '0' = Bit is cleared     Unimplemented: Read as '0'       MLC4OUT: Mirror copy of LC4OUT bit	—     —     MLC4OUT     MLC3OUT     MLC2OUT       iit     W = Writable bit     U = Unimplemented bit, read as '0'       nged     x = Bit is unknown     -n/n = Value at POR and BOR/Value at all o       '0' = Bit is cleared	

TABLE 24-3:	SUMMARY OF REGISTERS ASSOCIATED WITH CLCx
-------------	---

Name	Bit7	Bit6	Bit5	Bit4	Blt3	Bit2	Bit1	Bit0	Register on Page
ANSELA	_	—	_	ANSA4	—	ANSA2	ANSA1	ANSA0	110
ANSELB	_	_	ANSB5	ANSB4	—	—	—	_	114
ANSELC	ANSC7	ANSC6	-	—	ANSC3	ANSC2	ANSC1	ANSC0	118
CLC1CON	LC1EN	LC10E	LC10UT	LC1INTP	LC1INTN	L	C1MODE<2:0	>	263
CLCDATA	_	_	_	_	_	MLC3OUT	MLC2OUT	MLC1OUT	271
CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	267
CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	268
CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	269
CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	270
CLC1POL	LC1POL	_	_	_	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	264
CLC1SEL0	_		LC1D2S<2:0>		—		LC1D1S<2:0>		265
CLC1SEL1	_		LC1D4S<2:0>				LC1D3S<2:0>		266
CLC2CON	LC2EN	LC2OE	LC2OUT	LC2INTP	LC2INTN	LC2MODE<2:0>		263	
CLC2GLS0	LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	267
CLC2GLS1	LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	268
CLC2GLS2	LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	269
CLC2GLS3	LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	270
CLC2POL	LC2POL	—	_	—	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	264
CLC2SEL0	—		LC2D2S<2:0>		—		LC2D1S<2:0>		265
CLC2SEL1	_		LC2D4S<2:0>		—		LC2D3S<2:0>		266
CLC3CON	LC3EN	LC3OE	LC3OUT	LC3INTP	LC3INTN	LC3MODE<2:0>		263	
CLC3GLS0	LC3G1D4T	LC3G1D4N	LC3G1D3T	LC3G1D3N	LC3G1D2T	LC3G1D2N	LC3G1D1T	LC3G1D1N	267
CLC3GLS1	LC3G2D4T	LC3G2D4N	LC3G2D3T	LC3G2D3N	LC3G2D2T	LC3G2D2N	LC3G2D1T	LC3G2D1N	268
CLC3GLS2	LC3G3D4T	LC3G3D4N	LC3G3D3T	LC3G3D3N	LC3G3D2T	LC3G3D2N	LC3G3D1T	LC3G3D1N	269
CLC3GLS3	LC3G4D4T	LC3G4D4N	LC3G4D3T	LC3G4D3N	LC3G4D2T	LC3G4D2N	LC3G4D1T	LC3G4D1N	270
CLC3POL	LC3POL	_	_	_	LC3G4POL	LC3G3POL	LC3G2POL	LC3G1POL	264
CLC3SEL0	—		LC3D2S<2:0>		—	LC3D1S<2:0>			265
CLC3SEL1	_		LC3D4S<2:0>	— LC3D3S<2:0>			266		
CLC4CON	LC4EN	LC40E	LC4OUT	LC4INTP	LC4INTN	LC4MODE<2:0>		263	
CLC4GLS0	LC4G1D4T	LC4G1D4N	LC4G1D3T	LC4G1D3N	LC4G1D2T	LC4G1D2N	LC4G1D1T	LC4G1D1N	267
CLC4GLS1	LC4G2D4T	LC4G2D4N	LC4G2D3T	LC4G2D3N	LC4G2D2T	LC4G2D2N	LC4G2D1T	LC4G2D1N	268
CLC4GLS2	LC4G3D4T	LC4G3D4N	LC4G3D3T	LC4G3D3N	LC4G3D2T	LC4G3D2N	LC4G3D1T	LC4G3D1N	269
CLC4GLS3	LC4G4D4T	LC4G4D4N	LC4G4D3T	LC4G4D3N	LC4G4D2T	LC4G4D2N	LC4G4D1T	LC4G4D1N	270
CLC4POL	LC4POL	_	_	_	LC4G4POL	LC4G3POL	LC4G2POL	LC4G1POL	264
CLC4SEL0	_	LC4D2S<2:0>		—	LC4D1S<2:0>		265		
CLC4SEL1	_	LC4D4S<2:0>				LC4D3S<2:0>		266	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE3		_	—	_	CLC4IE	CLC3IE	CLC2IE	CLC1IE	78
PIR3	—	—	—	—	CLC4IF	CLC3IF	CLC2IF	CLC1IF	81
TRISA	—	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	109
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	113
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	117

 Legend:
 — = unimplemented read as '0',. Shaded cells are not used for CLC module.

 Note
 1:
 Unimplemented, read as '1'.

# 25.0 NUMERICALLY CONTROLLED OSCILLATOR (NCO) MODULE

The Numerically Controlled Oscillator (NCOx) module is a timer that uses the overflow from the addition of an increment value to divide the input frequency. The advantage of the addition method over simple counter driven timer is that the resolution of division does not vary with the divider value. The NCOx is most useful for applications that require frequency accuracy and fine resolution at a fixed duty cycle.

Features of the NCOx include:

- · 16-bit increment function
- · Fixed Duty Cycle (FDC) mode
- · Pulse Frequency (PF) mode
- Output pulse width control
- Multiple clock input sources
- Output polarity control
- Interrupt capability

Figure 25-1 is a simplified block diagram of the NCOx module.

# 25.1 NCOx Operation

The NCOx operates by repeatedly adding a fixed value to an accumulator. Additions occur at the input clock rate. The accumulator will overflow with a carry periodically, which is the raw NCOx output (NCO\_overflow). This effectively reduces the input clock by the ratio of the addition value to the maximum accumulator value. See Equation 25-1.

The NCOx output can be further modified by stretching the pulse or toggling a flip-flop. The modified NCOx output is then distributed internally to other peripherals and optionally output to a pin. The accumulator overflow also generates an interrupt (NCO\_interrupt).

The NCOx period changes in discrete steps to create an average frequency. This output depends on the ability of the receiving circuit (i.e., CWG or external resonant converter circuitry) to average the NCOx output to reduce uncertainty.

#### 25.1.1 NCOx CLOCK SOURCES

Clock sources available to the NCOx include:

- HFINTOSC
- Fosc
- LC1\_out
- CLKIN pin

The NCOx clock source is selected by configuring the NxCKS<2:0> bits in the NCOxCLK register.

#### EQUATION 25-1:

FOVERFLOW= <u>NCO Clock Frequency × Increment</u> Value

 $2^n$ 

n = Accumulator width in bits

#### 25.1.2 ACCUMULATOR

The accumulator is a 20-bit register. Read and write access to the accumulator is available through three registers:

- NCOxACCL
- NCOxACCH
- NCOxACCU

#### 25.1.3 ADDER

The NCOx adder is a full adder, which operates independently from the system clock. The addition of the previous result and the increment value replaces the accumulator value on the rising edge of each input clock.

#### 25.1.4 INCREMENT REGISTERS

The increment value is stored in two 8-bit registers making up a 16-bit increment. In order of LSB to MSB they are:

- NCOxINCL
- NCOxINCH


When the NCO module is enabled, the NCOxINCH should be written first, then the NCOxINCL register. Writing to the NCOxINCL register initiates the increment buffer registers to be loaded simultaneously on the second rising edge of the NCOx\_clk signal.

The registers are readable and writable. The increment registers are double-buffered to allow value changes to be made without first disabling the NCOx module.

When the NCO module is disabled, the increment buffers are loaded immediately after a write to the increment registers.

Note: The increment buffer registers are not user-accessible.

© 2011-2015 Microchip Technology Inc.



PIC16(L)F1508/9

# 25.2 Fixed Duty Cycle (FDC) Mode

In Fixed Duty Cycle (FDC) mode, every time the accumulator overflows (NCO\_overflow), the output is toggled. This provides a 50% duty cycle, provided that the increment value remains constant. For more information, see Figure 25-2.

The FDC mode is selected by clearing the NxPFM bit in the NCOxCON register.

## 25.3 Pulse Frequency (PF) Mode

In Pulse Frequency (PF) mode, every time the accumulator overflows (NCO\_overflow), the output becomes active for one or more clock periods. Once the clock period expires, the output returns to an inactive state. This provides a pulsed output.

The output becomes active on the rising clock edge immediately following the overflow event. For more information, see Figure 25-2.

The value of the active and inactive states depends on the polarity bit, NxPOL in the NCOxCON register.

The PF mode is selected by setting the NxPFM bit in the NCOxCON register.

25.3.1 OUTPUT PULSE WIDTH CONTROL

When operating in PF mode, the active state of the output can vary in width by multiple clock periods. Various pulse widths are selected with the NxPWS<2:0> bits in the NCOxCLK register.

When the selected pulse width is greater than the accumulator overflow time frame, the output of the NCOx operation is indeterminate.

### 25.4 Output Polarity Control

The last stage in the NCOx module is the output polarity. The NxPOL bit in the NCOxCON register selects the output polarity. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

The NCOx output can be used internally by source code or other peripherals. Accomplish this by reading the NxOUT (read-only) bit of the NCOxCON register.

The NCOx output signal is available to the following peripherals:

- CLC
- CWG

#### 25.5 Interrupts

When the accumulator overflows (NCO\_overflow), the NCOx Interrupt Flag bit, NCOxIF, of the PIRx register is set. To enable the interrupt event (NCO\_interrupt), the following bits must be set:

- NxEN bit of the NCOxCON register
- · NCOxIE bit of the PIEx register
- · PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt must be cleared by software by clearing the NCOxIF bit in the Interrupt Service Routine.

# 25.6 Effects of a Reset

All of the NCOx registers are cleared to zero as the result of a Reset.

# 25.7 Operation In Sleep

The NCO module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.


The HFINTOSC remains active during Sleep when the NCO module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO clock source, when the NCO is enabled, the CPU will go idle during Sleep, but the NCO will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

### 25.8 Alternate Pin Locations

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.



PIC16(L)F1508/9

# 25.9 Register Definitions: NCOx Control Registers

## REGISTER 25-1: NCOxCON: NCOx CONTROL REGISTER

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
NxEN	NxOE	NxOUT	NxPOL	_	—	—	NxPFM
bit 7							
Legend:							
R = Readable b	pit	W = Writable bi	t	U = Unimplem	ented bit, read as	·'O'	
u = Bit is uncha	inged	x = Bit is unkno	wn	•	,		Resets
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared							
bit 7 NxEN: NCOx Enable bit 1 = NCOx module is enabled 0 = NCOx module is disabled							
bit 6 NxOE: NCOx Output Enable bit 1 = NCOx output pin is enabled 0 = NCOx output pin is disabled							
bit 5 NxOUT: NCOx Output bit 1 = NCOx output is high 0 = NCOx output is low							
bit 4 <b>NxPOL:</b> NCOx Polarity bit 1 = NCOx output signal is active low (inverted) 0 = NCOx output signal is active high (non-inverted)							
bit 3-1	Unimplemented: Read as '0'						
bit 0	NxPFM: NCOx Pulse Frequency Mode bit         1 = NCOx operates in Pulse Frequency mode         0 = NCOx operates in Fixed Duty Cycle mode						

#### REGISTER 25-2: NCOxCLK: NCOx INPUT CLOCK CONTROL REGISTER

NxPWS<2:0>(1, 2)         —         —         —         NxCKS<1:0>           bit 7	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
bit 7 bit		NxPWS<2:0>(1, 2)		—	—	—	NxCKS	6<1:0>
	bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 NxPWS<2:0>: NCOx Output Pulse Width Select bits<sup>(1, 2)</sup>

- 111 = 128 NCOx clock periods
- 110 = 64 NCOx clock periods
- 101 = 32 NCOx clock periods
- 100 = 16 NCOx clock periods
- 011 = 8 NCOx clock periods
- 010 = 4 NCOx clock periods
- 001 = 2 NCOx clock periods
- 000 = 1 NCOx clock periods
- bit 4-2 Unimplemented: Read as '0'
- bit 1-0 NxCKS<1:0>: NCOx Clock Source Select bits
  - 11 = NCO1CLK pin
  - 10 = LC1\_out
  - 01 = Fosc
  - 00 = HFINTOSC (16 MHz)

Note 1: NxPWS applies only when operating in Pulse Frequency mode.

2: If NCOx pulse width is greater than NCO\_overflow period, operation is indeterminate.

#### REGISTER 25-3: NCOxACCL: NCOx ACCUMULATOR REGISTER – LOW BYTE

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | NCOxA   | CC<7:0> |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Legend: |         |         |         |         |         |         |         |
|         | 1.11    |         |         |         |         |         |         |

'1' = Bit is set	'0' = Bit is cleared	
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

Accumulator, Low Byte
ŀ

#### **REGISTER 25-4:** NCOxACCH: NCOx ACCUMULATOR REGISTER – HIGH BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
NCOxACC<15:8>									
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'					
		x = Bit is unknown							

#### bit 7-0 NCOxACC<15:8>: NCOx Accumulator, High Byte

'0' = Bit is cleared

#### REGISTER 25-5: NCOxACCU: NCOx ACCUMULATOR REGISTER – UPPER BYTE

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	—		NCOXAC	C<19:16>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 Unimplemented: Read as '0'

bit 3-0 NCOxACC<19:16>: NCOx Accumulator, Upper Byte

'1' = Bit is set

# PIC16(L)F1508/9

#### **REGISTER 25-6:** NCOxINCL: NCOx INCREMENT REGISTER – LOW BYTE<sup>(1)</sup>

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1
NCOxINC<7:0>							
bit 7 bit 0							

# Legend:

\_. \_ . \_ . \_ .

Legena.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### bit 7-0 NCOxINC<7:0>: NCOx Increment, Low Byte

Note 1: Write the NCOxINCH register first, then the NCOxINCL register. See 25.1.4 "Increment Registers" for more information.

# REGISTER 25-7: NCOxINCH: NCOx INCREMENT REGISTER – HIGH BYTE<sup>(1)</sup>

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
NCOxINC<15:8>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCOxINC<15:8>: NCOx Increment, High Byte

**Note 1:** Write the NCOxINCH register first, then the NCOxINCL register. See **25.1.4 "Increment Registers"** for more information.

TABLE 25-1:	SOMM	EGISTER	S ASSOC	IATED WI	TH NCOX	

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	—	_	—	SSSEL	T1GSEL	—	CLC1SEL	NCO1SEL	107
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
NCO1ACCH	NCO1ACC<15:8>							278	
NCO1ACCL				NCO1A	CC<7:0>				278
NCO1ACCU		-	_		NCO1ACC<19:16>				278
NCO1CLK	N1PWS<2:0>			_	_	_	N1CK	S<1:0>	277
NCO1CON	N1EN	N10E	N1OUT	N1POL	_	_	_	N1PFM	277
NCO1INCH				NCO1IN	C<15:8>				279
NCO1INCL	NCO1INC<7:0>							279	
PIE2	OSFIE	C2IE	C1IE	_	BCL1IE	NCO1IE	_	_	77
PIR2	OSFIF	C2IF	C1IF	—	BCL1IF	NCO1IF	—	_	80
TRISA	—	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	109
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	117

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for NCOx module.

Note 1: Unimplemented, read as '1'.

# 26.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces a complementary waveform with dead-band delay from a selection of input sources.

The CWG module has the following features:

- · Selectable dead-band clock source control
- · Selectable input sources
- · Output enable control
- · Output polarity control
- Dead-band control with independent 6-bit rising and falling edge dead-band counters
- Auto-shutdown control with:
- Selectable shutdown sources
- Auto-restart enable
- Auto-shutdown pin override control

# 26.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 26.5 "Dead-Band Control"**. A typical operating waveform, with dead band, generated from a single input signal is shown in Figure 26-2.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in Section 26.9 "Auto-Shutdown Control".

### 26.2 Clock Source

The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC (16 MHz only)

The clock sources are selected using the G1CS0 bit of the CWGxCON0 register (Register 26-1).

## 26.3 Selectable Input Sources

The CWG generates the output waveforms from the input sources in Table 26-1.

TABLE 26-1:	SELECTABLE INPUT
	SOURCES

Source Peripheral	Signal Name
Comparator C1	C1OUT_sync
Comparator C2	C2OUT_sync
PWM1	PWM1_out
PWM2	PWM2_out
PWM3	PWM3_out
PWM4	PWM4_out
NCO1	NCO1_out
CLC1	LC1_out

The input sources are selected using the GxIS<2:0> bits in the CWGxCON1 register (Register 26-2).

# 26.4 Output Control

Immediately after the CWG module is enabled, the complementary drive is configured with both CWGxA and CWGxB drives cleared.


### 26.4.1 OUTPUT ENABLES

Each CWG output pin has individual output enable control. Output enables are selected with the GxOEA and GxOEB bits of the CWGxCON0 register. When an output enable control is cleared, the module asserts no control over the pin. When an output enable is set, the override value or active PWM waveform is applied to the pin per the port priority selection. The output pin enables are dependent on the module enable bit, GxEN. When GxEN is cleared, CWG output enables and CWG drive levels have no effect.


#### 26.4.2 POLARITY CONTROL

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active-high. Clearing the output polarity bit configures the corresponding output as active-low. However, polarity does not affect the override levels. Output polarity is selected with the GxPOLA and GxPOLB bits of the CWGxCON0 register.

#### FIGURE 26-1: SIMPLIFIED CWG BLOCK DIAGRAM



PIC16(L)F1508/9



#### **FIGURE 26-2:** TYPICAL CWG OPERATION WITH PWM1 (NO AUTO-SHUTDOWN)

#### 26.5 **Dead-Band Control**

Dead-band control provides for non-overlapping output signals to prevent shoot-through current in power switches. The CWG contains two 6-bit dead-band counters. One dead-band counter is used for the rising edge of the input source control. The other is used for the falling edge of the input source control.

Dead band is timed by counting CWG clock periods from zero up to the value in the rising or falling deadband counter registers. See CWGxDBR and CWGxDBF registers (Register 26-4 and Register 26-5, respectively).

#### 26.6 **Rising Edge Dead Band**

The rising edge dead-band delays the turn-on of the CWGxA output from when the CWGxB output is turned off. The rising edge dead-band time starts when the rising edge of the input source signal goes true. When this happens, the CWGxB output is immediately turned off and the rising edge dead-band delay time starts. When the rising edge dead-band delay time is reached, the CWGxA output is turned on.

The CWGxDBR register sets the duration of the deadband interval on the rising edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

#### 26.7 Falling Edge Dead Band


The falling edge dead band delays the turn-on of the CWGxB output from when the CWGxA output is turned off. The falling edge dead-band time starts when the falling edge of the input source goes true. When this happens, the CWGxA output is immediately turned off and the falling edge dead-band delay time starts. When the falling edge dead-band delay time is reached, the CWGxB output is turned on.

The CWGxDBF register sets the duration of the deadband interval on the falling edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

Refer to Figure 26-3 and Figure 26-4 for examples.



# 26.8 Dead-Band Uncertainty

When the rising and falling edges of the input source triggers the dead-band counters, the input may be asynchronous. This will create some uncertainty in the dead-band time delay. The maximum uncertainty is equal to one CWG clock period. Refer to Equation 26-1 for more detail.

#### EQUATION 26-1: DEAD-BAND UNCERTAINTY

$$TDEADBAND\_UNCERTAINTY = \frac{1}{Fcwg\_clock}$$
  
Example:  
$$Fcwg\_clock = 16 MHz$$
  
Therefore:  
$$TDEADBAND\_UNCERTAINTY = \frac{1}{Fcwg\_clock}$$
$$= \frac{1}{16 MHz}$$
$$= 62.5 ns$$

# 26.9 Auto-Shutdown Control

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software.

#### 26.9.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- Software generated
- External Input

#### 26.9.1.1 Software Generated Shutdown

Setting the GxASE bit of the CWGxCON2 register will force the CWG into the shutdown state.

When auto-restart is disabled, the shutdown state will persist as long as the GxASE bit is set.

When auto-restart is enabled, the GxASE bit will clear automatically and resume operation on the next rising edge event. See Figure 26-6.

### 26.9.1.2 External Input Source

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the selected override levels without software delay. Any combination of two input sources can be selected to cause a shutdown condition. The sources are:

- Comparator C1 C1OUT\_async
- Comparator C2 C2OUT\_async
- CLC2 LC2\_out
- CWG1FLT

Shutdown inputs are selected in the CWGxCON2 register. (Register 26-3).

Note:	Shutdown inputs are level sensitive, not edge sensitive. The shutdown state can- not be cleared, except by disabling auto- shutdown, as long as the shutdown input
	level persists.

# 26.10 Operation During Sleep

The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep, provided that the CWG module is enabled, the input source is active, and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, the CPU will go idle during Sleep, but the CWG will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

# 26.11 Configuring the CWG

The following steps illustrate how to properly configure the CWG to ensure a synchronous start:

- 1. Ensure that the TRIS control bits corresponding to CWGxA and CWGxB are set so that both are configured as inputs.
- 2. Clear the GxEN bit, if not already cleared.
- 3. Set desired dead-band times with the CWGxDBR and CWGxDBF registers.
- 4. Setup the following controls in CWGxCON2 auto-shutdown register:
  - · Select desired shutdown source.
  - Select both output overrides to the desired levels (this is necessary even if not using auto-shutdown because start-up will be from a shutdown state).
  - Set the GxASE bit and clear the GxARSEN bit.
- 5. Select the desired input source using the CWGxCON1 register.
- 6. Configure the following controls in CWGxCON0 register:
  - · Select desired clock source.
  - Select the desired output polarities.
  - Set the output enables for the outputs to be used.
- 7. Set the GxEN bit.
- Clear TRIS control bits corresponding to CWGxA and CWGxB to be used to configure those pins as outputs.
- If auto-restart is to be used, set the GxARSEN bit and the GxASE bit will be cleared automatically. Otherwise, clear the GxASE bit to start the CWG.

#### 26.11.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the GxASDLA and GxASDLB bits of the CWGxCON1 register (Register 26-3). GxASDLA controls the CWG1A override level and GxASDLB controls the CWG1B override level. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not apply to the override level.

#### 26.11.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to have resume operation:

- Software controlled
- Auto-restart

The restart method is selected with the GxARSEN bit of the CWGxCON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 26-5 and Figure 26-6.

#### 26.11.2.1 Software Controlled Restart


When the GxARSEN bit of the CWGxCON2 register is cleared, the CWG must be restarted after an auto-shut-down event by software.

Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the GxASE bit will remain set. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

#### 26.11.2.2 Auto-Restart

When the GxARSEN bit of the CWGxCON2 register is set, the CWG will restart from the auto-shutdown state automatically.

The GxASE bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.



PIC16(L)F1508/9

DS40001609E-page 286

Status

# 26.12 Register Definitions: CWG Control

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0				
GxEN	GxOEB	GxOEA	GxPOLB	GxPOLA	—		GxCS0				
bit 7	•	•	•				bit (				
Legend:											
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'							
u = Bit is unchanged		x = Bit is unknown		-n/n = Value a	at POR and BOF	R/Value at all	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared	q = Value depends on condition							
bit 7		GxEN: CWGx Enable bit									
		1 = Module is enabled 0 = Module is disabled									
bit 6		GxOEB: CWGxB Output Enable bit									
	1 = CWGxB is available on appropriate I/O pin										
	0 = CWGxB is not available on appropriate I/O pin										
bit 5	GxOEA: CWGxA Output Enable bit										
	1 = CWGxA is available on appropriate I/O pin										
	0 = CWGxA	<ul><li>0 = CWGxA is not available on appropriate I/O pin</li></ul>									
bit 4		GxPOLB: CWGxB Output Polarity bit									
	<ul> <li>1 = Output is inverted polarity</li> <li>0 = Output is normal polarity</li> </ul>										
bit 3	•	•	-								
DIL S	<b>GxPOLA:</b> CWGxA Output Polarity bit 1 = Output is inverted polarity										
	0 = Output is normal polarity										
bit 2-1	•	nted: Read as '	-								
bit 0	•	Gx Clock Sourc									
	1 = HFINTO	90									
		00									

# REGISTER 26-1: CWGxCON0: CWG CONTROL REGISTER 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-0/0	R/W-0/0	R/W-0/0	
GxASDLB<1:0>		GxASDLA<1:0>		_	GxIS<2:0>			
bit 7							bit C	
Legend:								
R = Readable bit		W = Writable bit		•	mented bit, rea			
u = Bit is unchanged		x = Bit is unk	nown	-n/n = Value at POR and BOR/Value at all other Re				
'1' = Bit is set		'0' = Bit is cle	ared	q = Value depends on condition				
bit 7-6	GxASDLB<1:0>: CWGx Shutdown State for CWGxB							
	When an auto shutdown event is present (GxASE = 1):							
	11 = CWGxB pin is driven to '1', regardless of the setting of the GxPOLB bit.							
	10 = CWGxB pin is driven to '0', regardless of the setting of the GxPOLB bit.							
	<ul> <li>01 = CWGxB pin is tri-stated</li> <li>00 = CWGxB pin is driven to its inactive state after the selected dead-band interval. GxPOLB still will</li> </ul>							
	control the polarity of the output.							
bit 5-4	GxASDLA<1:0>: CWGx Shutdown State for CWGxA							
	When an auto shutdown event is present ( $GxASE = 1$ ):							
	11 = CWGxA pin is driven to '1', regardless of the setting of the GxPOLA bit.							
	10 = CWGxA pin is driven to '0', regardless of the setting of the GxPOLA bit.							
	01 = CWGxA pin is tri-stated							
	00 = CWGxA pin is driven to its inactive state after the selected dead-band interval. GxPOLA still wil							
		the polarity of t	•					
bit 3	Unimplemer	plemented: Read as '0'						
bit 2-0	GxIS<2:0>: (	CWGx Input Sc	urce Select b	its				
	111 = CLC1 – LC1_out							
	$110 = \text{NCO1} - \text{NCO1}_{\text{out}}$							
	$101 = PWM4 - PWM4_out$							
		3 – PWM3_out						
		2 – PWM2_out						
	010 = PWM	1 – PWM1_out						

# REGISTER 26-2: CWGxCON1: CWG CONTROL REGISTER 1

- 001 = Comparator C2– C2OUT\_async 000 = Comparator C1 C1OUT\_async

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
GxASE	GxARSEN		—	GxASDSC2	GxASDSC1	GxASDSFLT	GxASDSCLC2			
bit 7							bit 0			
Legend:										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
u = Bit is unchanged		x = Bit is unknown		•		R/Value at all o	ther Resets			
'1' = Bit is set		'0' = Bit is cleared		q = Value dep	ends on condit	ion				
bit 7	GxASE: Auto	-Shutdown Ev	ent Status bit							
	1 = An auto-shutdown event has occurred									
	0 = No auto-			ed						
bit 6	GxARSEN: Auto-Restart Enable bit									
	1 = Auto-restart is enabled 0 = Auto-restart is disabled									
bit 5-4	Unimplemented: Read as '0'									
bit 3 <b>GxASDSC2:</b> CWG Auto-shutdown on Comparator C2 Enable bit										
	1 = Shutdown when Comparator C2 output (C2OUT_async) is high									
	0 = Compara	itor C2 output	has no effect	on shutdown						
bit 2	GxASDSC1: CWG Auto-shutdown on Comparator C1 Enable bit									
	<ul> <li>1 = Shutdown when Comparator C1 output (C1OUT_async) is high</li> <li>0 = Comparator C1 output has no effect on shutdown</li> </ul>									
	GxASDSFLT: CWG Auto-shutdown on FLT Enable bit									
bit 1	•	CWG Auto-s	hutdown on F	I T Enable hit						
bit 1	GxASDSFLT:									
bit 1	•	n when CWG	IFLT input is I	OW						
bit 1 bit 0	<b>GxASDSFLT</b> : 1 = <u>Shutdow</u> 0 = CWG1FL	n when CWG T input has no <b>2:</b> CWG Auto	1FLT input is I o effect on shi -shutdown on	ow utdown CLC2 Enable	bit					

# REGISTER 26-3: CWGxCON2: CWG CONTROL REGISTER 2

# REGISTER 26-4: CWGxDBR: COMPLEMENTARY WAVEFORM GENERATOR (CWGx) RISING DEAD-BAND COUNT REGISTER

	DEF	AD-BAND COUL	NI REGIST	IK						
U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
_				CWGxD	BR<5:0>					
bit 7							bit 0			
<b></b>										
Legend:										
R = Readal	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is s	et	'0' = Bit is clea	0' = Bit is cleared q = Value depends on condition							
bit 7-6	Unimplem	ented: Read as '	0'							
bit 5-0	CWGxDB	R<5:0>: Complem	entary Wavef	orm Generator	(CWGx) Rising	Counts				
	11 1111 =	= 63-64 counts of	dead band							
11 1110 = 62-63 counts of dead band										
	•									
	•									
	•									
	00 0010=	= 2-3 counts of de	ad band							

 $00\ 0010 = 2-3$  counts of dead band

00 0001 = 1-2 counts of dead band

00 0000 = 0 counts of dead band

# REGISTER 26-5: CWGxDBF: COMPLEMENTARY WAVEFORM GENERATOR (CWGx) FALLING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	_			CWGxD	BF<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6	Unimplemented: Read as '0'
bit 5-0	CWGxDBF<5:0>: Complementary Wavefor

CWGxDBF<5:0>: Complementary Waveform Generator (CWGx) Falling Counts

11 1111 = 63-64 counts of dead band

- 11 1110 = 62-63 counts of dead band
- •
- •
- 00 0010 = 2-3 counts of dead band
- 00 0001 = 1-2 counts of dead band
- 00 0000 = 0 counts of dead band. Dead-band generation is bypassed.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	—	ANSA4	—	ANSA2	ANSA1 ANSA0		110
CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	_	— G1CS0		287
CWG1CON1	G1ASD	LB<1:0>	G1ASD	LA<1:0>	—	G1IS<1:0>			288
CWG1CON2	G1ASE	G1ARSEN	_	—	G1ASDSC2	G1ASDSC1	G1ASDSFLT G1ASDSCLC2		289
CWG1DBF	_	_		CWG1DBF<5:0>					
CWG1DBR	_	—		CWG1DBR<5:0>					
TRISA	—	_	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	109
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	117

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by CWG.

Note 1: Unimplemented, read as '1'.

# 27.0 IN-CIRCUIT SERIAL PROGRAMMING<sup>™</sup> (ICSP<sup>™</sup>)

ICSP<sup>™</sup> programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP<sup>™</sup> programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP<sup>TM</sup> refer to the "*PIC12(L)F1501/PIC16(L)F150X Memory Programming Specification*" (DS41573).

### 27.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

### 27.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC<sup>®</sup> Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the ICSP Low-Voltage Programming Entry mode is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete,  $\overline{\text{MCLR}}$  must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the  $\overline{\text{MCLR}}$  Reset function is automatically enabled and cannot be disabled. See **Section 6.5** "MCLR" for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

### 27.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP<sup>™</sup> header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 27-1.





Another connector often found in use with the PICkit<sup>™</sup> programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 27-2.


#### FIGURE 27-2: PICkit<sup>™</sup> PROGRAMMER STYLE CONNECTOR INTERFACE



For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 27-3 for more information.

#### FIGURE 27-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



# 28.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte Oriented
- · Bit Oriented
- · Literal and Control

The literal and control category contains the most varied instruction word format.

Table 28-3 lists the instructions recognized by the MPASM<sup>TM</sup> assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

### 28.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

#### TABLE 28-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or $1$ ). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

# TABLE 28-2:ABBREVIATIONDESCRIPTIONS

Field	Description	
PC	Program Counter	
TO	Time-Out bit	
С	Carry bit	
DC	Digit Carry bit	
Z	Zero bit	
PD	Power-Down bit	

# FIGURE 28-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file regis	<b>ter op</b> 7 6		ions	0
OPCODE	d		f (FILE #)	
d = 0 for destinatio d = 1 for destinatio f = 7-bit file register	n f	ess		
Bit-oriented file registe	-	r <mark>atio</mark> 76	ns	0
	o (BIT	-	f (FILE #)	
b = 3-bit bit addres f = 7-bit file register		ess		•
Literal and control ope	ration	s		
General				
13	8 7	7	1 411 D	0
OPCODE			k (literal)	
k = 8-bit immediate	value	:		
CALL and GOTO instruction	ons on	ly		
13 11 10				0
OPCODE		k (lite	eral)	
k = 11-bit immediat	e valu	е		
MOVLP instruction only 13	7	6		0
OPCODE	1		k (literal)	0
k = 7-bit immediate	value			
MOVLB instruction only				
13		5	4	0
OPCODE			k (literal	)
k = 5-bit immediate	value			
BRA instruction only				
13 9	8			0
OPCODE			k (literal)	
k = 9-bit immediate	e value	;		
FSR Offset instructions				
13	76	55		0
OPCODE	n	1	k (literal	)
n = appropriate FS k = 6-bit immediate				
FSR Increment instructio	ns		321	0
OPCODE			n m (m	node)
n = appropriate FS m = 2-bit mode val				
OPCODE only 13				0
	COD	E		5
		-		

TABLE 2	8-3:	ENHANCED MID-RANGE INSTRUC	JION SET	1				1	1
Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	9	Status	Notes
		Description	Cycles	MSb			LSb	Affected	
		BYTE-ORIENTED FILE I	REGISTER OPE	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f. d	Increment f	1	00	1010	dfff	ffff	z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff		z	2
MOVF	f. d	Move f	1	00	1000		ffff	z	2
MOVWF	f	Move W to f	1	0.0	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00		dfff		С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff		C	2
SUBWF	f, d	Subtract W from f	1	00	0010		ffff	-	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11		dfff		C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110		ffff	0, D0, L	2
XORWF	f. d	Exclusive OR W with f	1	00	0110		ffff	z	2
	.,	BYTE ORIENTED						[ –	
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE R	EGISTER OPER		NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
	1	BIT-ORIENTED S		NS			1		
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
		-	PERATIONS						1
ADDLW	k	Add literal and W	1	11	1110	kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11		kkkk		Z	
IORLW	k	Inclusive OR literal with W	1	11		kkkk		Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11		1kkk			
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	レレレレ	Z	1

# TABLE 28-3: ENHANCED MID-RANGE INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

Mnemonic, Operands		Description		14-Bit Opcode				Status	Notes
				MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	_	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	_	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	_	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPERA	TIONS					•	•
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	-	No Operation	1	00	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED					•	•
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm					kkkk		
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	1nmm	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	kkkk		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk			2

### TABLE 28-3: ENHANCED MID-RANGE INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

**3:** See Table in the MOVIW and MOVWI instruction descriptions.

# 28.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[ label ] ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ n $\in$ [ 0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	ESRn is limited to the range 0000h -

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

ADDLW	Add literal and W
Syntax:	[ label ] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.

ANDLW	AND literal with W
Syntax:	[ <i>label</i> ] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) $\rightarrow$ (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.


ANDWF	AND W with f
Syntax:	[ <i>label</i> ] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWFC	ADD W and CARRY bit to f

Syntax:	[ label ] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(W) + (f) + (C) $\rightarrow$ dest
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[label]ASRF f{,d}
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$
Operation:	$(f<7>)\rightarrow dest<7>$ $(f<7:1>) \rightarrow dest<6:0>,$ $(f<0>) \rightarrow C,$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.



BCF	Bit Clear f
Syntax:	[label]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f <b>) = 0</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch
Syntax:	[ <i>label</i> ]BRA label [ <i>label</i> ]BRA \$+k
Operands:	-256 $\leq$ label - PC + 1 $\leq$ 255 -256 $\leq$ k $\leq$ 255
Operation:	$(PC) + 1 + k \rightarrow PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a limited range.

BRW	Relative Branch with W
Syntax:	[ label ] BRW
Operands:	None
Operation:	$(PC) + (W) \to PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be PC + $1 + (W)$ . This instruction is a 2-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[ <i>label</i> ]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

BTFSS	Bit Test f, Skip if Set
Syntax:	[ label ] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1→ TOS, k → PC<10:0>, (PCLATH<6:3>) → PC<14:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruc- tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO, PD}$
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALLW	Subroutine Call With W
Syntax:	[ label ] CALLW
Operands:	None
Operation:	$\begin{array}{l} (\text{PC}) +1 \rightarrow \text{TOS}, \\ (\text{W}) \rightarrow \text{PC} < 7:0 >, \\ (\text{PCLATH} < 6:0 >) \rightarrow \text{PC} < 14:8 > \end{array}$
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[ <i>label</i> ] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow (\text{W}) \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> $\rightarrow$ PC<14:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[ <i>label</i> ] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[ <i>label</i> ] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[ <i>label</i> ] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

LSLF	Logical Left Shift	MOVF	Move f
Syntax:	[ <i>label</i> ] LSLF	Syntax:	[ <i>label</i> ] MOVF f,d
Operands:	$0 \le f \le 127$ d $\in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation: $(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$		Operation:	$(f) \rightarrow (dest)$
	$(f<6:0>) \rightarrow dest<7:1>$ 0 $\rightarrow dest<0>$	Status Affected:	Z
Status Affected:	$\begin{array}{l} 0 \rightarrow dest < 0 \\ \hline \\ C, Z \\ \hline \\ The contents of register 'f' are shifted \\ one bit to the left through the Carry flag. \\ A '0' is shifted into the LSb. If 'd' is '0', \\ the result is placed in W. If 'd' is '1', the \\ result is stored back in register 'f'. \\ \end{array}$	Description:	The contents of register f is moved to a destination dependent upon the
Description:			status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
	C register f -0	Words:	1
		Cycles:	1
		Example:	MOVF FSR, 0
LSRF	Logical Right Shift		After Instruction W = value in FSR register
Syntax:	[ <i>label</i> ]LSRF f{,d}		Z = 1

Syntax:	[ <i>label</i> ]LSRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 > \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	0→ register f C

MOVIW	Move INDFn to W
Syntax:	[ <i>label</i> ] MOVIW ++FSRn [ <i>label</i> ] MOVIWFSRn [ <i>label</i> ] MOVIW FSRn++ [ <i>label</i> ] MOVIW FSRn [ <i>label</i> ] MOVIW k[FSRn]
Operands:	$\begin{array}{l} n \in [0,1] \\ mm \in [00,01,10,11] \\ -32 \leq k \leq 31 \end{array}$
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{•} \ &\text{FSR} + 1 \ (\text{preincrement}) \\ &\text{•} \ &\text{FSR} + 1 \ (\text{predecrement}) \\ &\text{•} \ &\text{FSR} + k \ (\text{relative offset}) \\ &\text{After the Move, the FSR value will be} \\ &\text{either:} \\ &\text{•} \ &\text{FSR} + 1 \ (\text{all increments}) \\ &\text{•} \ &\text{FSR} + 1 \ (\text{all decrements}) \\ &\text{•} \ &\text{Unchanged} \end{split}$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

> **Note:** The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

### MOVLB Move literal to BSR

Description:

Syntax:	[ <i>label</i> ]MOVLB k
Operands:	$0 \leq k \leq 31$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH	
Syntax:	[ <i>label</i> ]MOVLP k	
Operands:	$0 \le k \le 127$	
Operation:	$k \rightarrow PCLATH$	
Status Affected:	None	
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.	
MOVLW	Move literal to W	
Syntax:	[ <i>label</i> ] MOVLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	$k \rightarrow (W)$	
Status Affected:	None	
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.	
Words:	1	
Cycles:	1	
Example:	MOVLW 0x5A	
	After Instruction	
	W = 0x5A	
MOVWF	Move W to f	
Syntax:	[ <i>label</i> ] MOVWF f	
Operands:	$0 \leq f \leq 127$	
Operation:	$(W) \to (f)$	
Status Affected:	None	
Description:	Move data from W register to register 'f'.	
Words:	1	
Cycles:	1	
Example:	MOVWF OPTION_REG	
	Before Instruction OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F W = 0x4F	

MOVWI	Move W to INDFn
Syntax:	[ <i>label</i> ] MOVWI ++FSRn [ <i>label</i> ] MOVWIFSRn [ <i>label</i> ] MOVWI FSRn++ [ <i>label</i> ] MOVWI FSRn [ <i>label</i> ] MOVWI k[FSRn]
Operands:	$n \in [0,1]$ mm $\in [00,01, 10, 11]$ -32 $\leq k \leq 31$
Operation:	$\label{eq:states} \begin{array}{l} W \rightarrow INDFn \\ Effective \ address \ is \ determined \ by \\ \bullet \ FSR + 1 \ (preincrement) \\ \bullet \ FSR - 1 \ (predecrement) \\ \bullet \ FSR + k \ (relative \ offset) \\ After \ the \ Move, \ the \ FSR \ value \ will \ be \\ either: \\ \bullet \ FSR + 1 \ (all \ increments) \\ \bullet \ FSR - 1 \ (all \ decrements) \\ Unchanged \end{array}$
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

#### Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

**Note:** The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \to OPTION\_REG$
Status Affected:	None
Description:	Move data from W register to OPTION_REG register.


RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by software.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$
Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.
Words:	1
Cycles:	2
Example:	RETFIE
	After Interrupt PC = TOS GIE = 1

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \to PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction.

RETLW	Return with literal in W	RLF	Detate Left f through Corru
Syntax:	[ <i>label</i> ] RETLW k		Rotate Left f through Carry
Operands:	$0 \le k \le 255$	Syntax:	[label] RLF f,d
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Status Affected:	None	Operation:	See description below
Description:	The W register is loaded with the 8-bit	Status Affected:	С
	literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is
Words:	1		stored back in register 'f'.
Cycles:	2		← C ← Register f ←
Example:	CALL TABLE;W contains table	Words:	1
	;offset value • ;W now has table value	Cycles:	1
TABLE	•	Example:	RLF REG1,0
			Before Instruction
	ADDWF PC ;W = offset RETLW k1 ;Begin table		REG1 = 1110 0110
	RETLW k2 ;		C = 0
	•		After Instruction REG1 = 1110 0110
	•		W = 1100 1100
	• RETLW kn ; End of table		C = 1
	Before Instruction W = 0x07 After Instruction W = value of k8		

RRF	Rotate Right f through Carry
Syntax:	[ <i>label</i> ] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.



SUBLW	Subtract V	V from literal
Syntax:	[label] St	JBLW k
Operands:	$0 \leq k \leq 255$	
Operation:	$k - (W) \to (W$	/)
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (2's com- plement method) from the 8-bit literal 'k'. The result is placed in the W regis- ter.	
	<b>C</b> = 0	W > k
	<b>C =</b> 1	$W \leq k$
	DC = 0	W<3:0> > k<3:0>

DC = 1

 $W<3:0> \le k<3:0>$ 

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT,} \\ 0 \rightarrow \underline{\text{WDT}} \text{ prescaler,} \\ 1 \rightarrow \underline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBWF	Subtract W	from f	
Syntax:	[label] SL	IBWF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$		
Operation:	(f) - $(W)$ → $(d$	(f) - (W) $\rightarrow$ (destination)	
Status Affected:	C, DC, Z		
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.		
	<b>C</b> = 0	W > f	
	<b>C =</b> 1	$W \leq f$	
	DC = 0	W<3:0> > f<3:0>	
	DC = 1	$W<3:0> \le f<3:0>$	

SUBWFB	Subtract W from f with Borrow
Syntax:	SUBWFB f {,d}
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORLW	Exclusive OR literal with W
Syntax:	[ <i>label</i> ] XORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.

TRIS	Load TRIS Register with W
Syntax:	[label] TRIS f
Operands:	$5 \le f \le 7$
Operation:	(W) $\rightarrow$ TRIS register 'f'
Status Affected:	None
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.

XORWF	Exclusive OR W with f							
Syntax:	[label] XORWF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$							
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)							
Status Affected:	Z							
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.							

NOTES:

# 29.0 ELECTRICAL SPECIFICATIONS

# 29.1 Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	
Voltage on pins with respect to Vss	
on VDD pin	
PIC16F1508/90.3V to +6.5	5V
PIC16LF1508/90.3V to +4.0	VC
on MCLR pin0.3V to +9.0	VC
on all other pins0.3V to (VDD + 0.3	V)
Maximum current	
on Vss pin <sup>(1)</sup>	
-40°C $\leq$ Ta $\leq$ +85°C	nΑ
+85°C $\leq$ TA $\leq$ +125°C	hΑ
on VDD pin <sup>(1)</sup>	
$-40^{\circ}C \le TA \le +85^{\circ}C$	hΑ
+85°C $\leq$ TA $\leq$ +125°C	hΑ
Sunk by any standard I/O pin	hΑ
Sourced by any standard I/O pin	hΑ
Clamp current, IK (VPIN < 0 or VPIN > VDD) ±20 m	nΑ
Total power dissipation <sup>(2)</sup>	W

**Note 1:** Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device package power dissipation characterizations, see Table 29-6 to calculate device specifications.


2: Power dissipation is calculated as follows: PDIS = VDD x {IDD  $-\sum$  IOH} +  $\sum$  {(VDD - VOH) x IOH} +  $\sum$ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.


### 29.2 **Standard Operating Conditions** The standard operating conditions for any device are defined as: **Operating Voltage:** $VDDMIN \leq VDD \leq VDDMAX$ Operating Temperature: $TA\_MIN \le TA \le TA\_MAX$ VDD — Operating Supply Voltage<sup>(1)</sup> PIC16LF1508/9 VDDMIN (Fosc $\leq$ 16 MHz).......+1.8V PIC16F1508/9 VDDMIN (Fosc $\leq$ 16 MHz).......+2.3V TA — Operating Ambient Temperature Range Industrial Temperature **Extended Temperature**

Note 1: See Parameter D001, DC Characteristics: Supply Voltage.









## 29.3 DC Characteristics

### TABLE 29-1: SUPPLY VOLTAGE


PIC16LF	F1508/9		Standard	d Opera	ating Con	ditions (	unless otherwise stated)			
PIC16F1	1508/9									
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
D001	Vdd	Supply Voltage								
			VDDMIN 1.8 2.5	_	VDDMAX 3.6 3.6	V V	Fosc ≤ 16 MHz Fosc ≤ 20 MHz			
D001			2.3 2.5	_	5.5 5.5	V V	Fosc ≤ 16 MHz Fosc ≤ 20 MHz			
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>								
			1.5		—	V	Device in Sleep mode			
D002*			1.7		_	V	Device in Sleep mode			
D002A*	VPOR	Power-on Reset Release Voltage	(2)							
			_	1.6	—	V				
D002A*			_	1.6	_	V				
D002B*	VPORR*	Power-on Reset Rearm Voltage <sup>(2)</sup>	)							
			_	0.8	—	V				
D002B*			_	1.5	_	V				
D003	VFVR	Fixed Voltage Reference Voltage								
		1x gain (1.024V nominal) 2x gain (2.048V nominal) 4x gain (4.096V nominal)	-4 -3	_	+4 +7	% %	$ \begin{array}{l} V{\rm DD} \geq 2.5V, \ -40^{\circ}{\rm C} \leq {\rm TA} \leq +85^{\circ}{\rm C} \\ V{\rm DD} \geq 2.5V, \ -40^{\circ}{\rm C} \leq {\rm TA} \leq +85^{\circ}{\rm C} \\ V{\rm DD} \geq 4.75V, \ -40^{\circ}{\rm C} \leq {\rm TA} \leq +85^{\circ}{\rm C} \end{array} $			
D004*	SVDD	VDD Rise Rate <sup>(2)</sup>	0.05	—	—	V/ms	Ensures that the Power-on Reset signal is released properly.			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: See Figure 29-3, POR and POR REARM with Slow Rising VDD.



3:

TvLOW 2.7 µs typical.

## TABLE 29-2: SUPPLY CURRENT (IDD)<sup>(1,2)</sup>

PIC16LF	1508/9	Standard Operating Conditions (unless otherwise stated)									
PIC16F1	508/9										
Param.	Device	Min.	Тур†	Max.	Units		Conditions				
No.	Characteristics		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	maxi		Vdd	Note				
D010		—	8	20	μA	1.8	Fosc = 32 kHz,				
		—	10	25	μA	3.0	LP Oscillator, -40°C ≤ TA ≤ +85°C				
D010		—	15	31	μA	2.3	Fosc = 32 kHz,				
		—	17	33	μA	3.0	LP Oscillator,				
		—	21	39	μA	5.0	$-40^{\circ}C \le TA \le +85^{\circ}C$				
D011		_	60	100	μA	1.8	Fosc = 1 MHz,				
		—	100	180	μA	3.0	XT Oscillator				
D011			100	180	μA	2.3	Fosc = 1 MHz,				
			130	220	μA	3.0	XT Oscillator				
		—	170	280	μΑ	5.0	7				
D012		_	140	240	μA	1.8	Fosc = 4 MHz,				
		_	250	360	μA	3.0	XT Oscillator				
D012		—	210	320	μA	2.3	Fosc = 4 MHz,				
		—	280	410	μA	3.0	XT Oscillator				
		_	340	500	μA	5.0					
D013		—	30	65	μΑ	1.8	Fosc = 1 MHz,				
		—	55	100	μA	3.0	External Clock (ECM), Medium Power mode				
D013		—	65	110	μA	2.3	Fosc = 1 MHz,				
		—	85	140	μA	3.0	External Clock (ECM),				
		—	115	190	μA	5.0	Medium Power mode				
D014		—	115	190	μA	1.8	Fosc = 4 MHz,				
		—	210	310	μA	3.0	External Clock (ECM), Medium Power mode				
D014			180	270	μA	2.3	Fosc = 4 MHz,				
		_	240	365	μA	3.0	External Clock (ECM),				
		—	295	460	μA	5.0	Medium Power mode				
D015		—	3.2	12	μA	1.8	Fosc = 31 kHz,				
		_	5.4	20	μA	3.0	LFINTOSC, -40°C $\leq$ Ta $\leq$ +85°C				
D015		_	13	28	μΑ	2.3	Fosc = 31 kHz,				
		_	15	30	μA	3.0	LFINTOSC, -40°C ≤ TA ≤ +85°C				
		_	17	36	μA	5.0	-40 C ≤ IA ≤ +85 C				

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in  $k\Omega$ .

PIC16LF	1508/9	Stand	Standard Operating Conditions (unless otherwise stated)									
PIC16F1	508/9											
Param.	Device Characteristics	Min.	Тур†	Max.	Units		Conditions					
No.			וקעי	IVIAX.		Vdd	Note					
D016			215	360	μA	1.8	Fosc = 500 kHz,					
			275	480	μA	3.0	HFINTOSC					
D016			270	450	μA	2.3	Fosc = 500 kHz,					
			300	500	μA	3.0	HFINTOSC					
			350	620	μA	5.0						
D017*			410	660	μA	1.8	Fosc = 8 MHz,					
			630	970	μA	3.0	HFINTOSC					
D017*		_	530	750	μA	2.3	Fosc = 8 MHz,					
			660	1100	μA	3.0	HFINTOSC					
			730	1200	μA	5.0						
D018		_	600	940	μA	1.8	Fosc = 16 MHz,					
			970	1400	μA	3.0	HFINTOSC					
D018			780	1200	μA	2.3	Fosc = 16 MHz,					
			1000	1550	μA	3.0	HFINTOSC					
			1090	1700	μA	5.0						
D019A		_	1030	1500	μΑ	3.0	Fosc = 20 MHz, External Clock (ECH), High-Power mode					
D019A			1060	1600	μA	3.0	Fosc = 20 MHz,					
		—	1220	1800	μA	5.0	External Clock (ECH), High-Power mode					

TABLE 29-2:	SUPPLY CURRENT	(IDD) <sup>(1,2)</sup> (	(CONTINUED)	)
-------------	----------------	--------------------------	-------------	---

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

- **2:** The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

PIC16LF	1508/9	Stand	Standard Operating Conditions (unless otherwise stated)									
PIC16F1	508/9											
Param.	Device	Min.	Typ†	Max.	Units		Conditions					
No.	Characteristics		וקעי	WIAN.	Units	Vdd	Note					
D019B		—	6	16	μA	1.8	Fosc = 32 kHz,					
		_	8	22	μA	3.0	External Clock (ECL), Low-Power mode					
D019B		_	13	28	μA	2.3	Fosc = 32 kHz,					
		_	15	31	μA	3.0	External Clock (ECL), Low-Power mode					
		—	16	36	μA	5.0	Low-Power mode					
D019C		_	19	35	μA	1.8	Fosc = 500 kHz,					
		—	32	55	μA	3.0	External Clock (ECL), Low-Power mode					
D019C		_	31	52	μA	2.3	Fosc = 500 kHz,					
		_	38	65	μA	3.0	External Clock (ECL),					
		—	44	74	μA	5.0	Low-Power mode					
D020		—	140	210	μA	1.8	Fosc = 4 MHz,					
		—	250	330	μA	3.0	EXTRC (Note 3)					
D020		_	210	290	μA	2.3	Fosc = 4 MHz,					
		_	280	380	μA	3.0	EXTRC (Note 3)					
		—	350	470	μA	5.0						
D021		-	1135	1700	μA	3.0	Fosc = 20 MHz, HS Oscillator					
D021		_	1170	1800	μA	3.0	Fosc = 20 MHz,					
		—	1555	2300	μA	5.0	HS Oscillator					

#### SUPPLY CURRENT (IDD)<sup>(1,2)</sup> (CONTINUED) **TABLE 29-2:**

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

For RC oscillator configurations, current through REXT is not included. The current through the resistor can 3: be extended by the formula IR = VDD/2REXT (mA) with REXT in  $k\Omega$ .

PIC16LF1	508/9	•		ditions: ( ep Mode	unless oth	erwise s	stated)				
PIC16F15	08/9	Low-Power Sleep Mode, VREGPM = 1									
Param.	Deutine Characteriation	Min	Truck	Max.	Max.	Unite		Conditions			
No.	Device Characteristics	Min.	Тур†	+85°C	+125°C	Units	Vdd	Note			
D022	Base IPD		0.020	1.0	8.0	μA	1.8	WDT, BOR, FVR and SOSC			
		—	0.025	2.0	9.0	μA	3.0	disabled, all Peripherals inactive			
D022	Base IPD	_	0.25	3.0	10	μA	2.3	WDT, BOR, FVR and SOSC			
		—	0.30	4.0	12	μA	3.0	disabled, all Peripherals inactive, Low-Power Sleep mode			
		—	0.40	6.0	15	μA	5.0	Low-Power Sleep mode			
D022A	Base IPD	_	9.8	16	18	μA	2.3	WDT, BOR, FVR and SOSC			
		—	10.3	18	20	μA	3.0	disabled, all Peripherals inactive, Normal Power Sleep mode,			
		_	11.5	21	26	μA	5.0	VREGPM = 0			
D023		_	0.26	2.0	9.0	μA	1.8	WDT Current			
		—	0.44	3.0	10	μA	3.0	1			
D023		_	0.43	6.0	15	μA	2.3	WDT Current			
		—	0.53	7.0	20	μA	3.0				
		—	0.64	8.0	22	μA	5.0				
D023A		_	15	28	30	μA	1.8	FVR Current			
		—	18	30	33	μA	3.0				
D023A		—	18	33	35	μA	2.3	FVR Current			
			19	35	37	μA	3.0				
			20	37	39	μA	5.0				
D024		—	6.0	17	20	μA	3.0	BOR Current			
D024			7.0	17	30	μA	3.0	BOR Current			
			8.0	20	40	μA	5.0				
D24A		—	0.1	4.0	10	μA	3.0	LPBOR Current			
D24A		_	0.35	5.0	14	μA	3.0	LPBOR Current			
		—	0.45	8.0	17	μA	5.0				

TABLE 29-3: POWER-DOWN CURRENTS (IPD)<sup>(1,2)</sup>

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral ∆ current can be determined by subtracting the base IPD current from this limit. Max. values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

**3:** ADC clock source is FRC.

<b>TABLE 29-3</b> :	POWER-DOWN CURRENTS	(IPD) <sup>(1,2)</sup>	)
		(" )	,

PIC16LF15	508/9		Operating Conditions: (unless otherwise stated) Low-Power Sleep Mode Low-Power Sleep Mode, VREGPM = 1									
PIC16F150	)8/9	Low-Po										
Param.	Device Characteristics	Min	Min. Typt	Max.	Max.	11-16-	Conditions					
No.	Device Characteristics	win.	Тур†	+85°C	+125°C	Units	Vdd	Note				
D025			0.7	4.0	9.0	μA	1.8	SOSC Current				
		—	2.3	8.0	12	μA	3.0					
D025		_	1.0	6.0	11	μA	2.3	SOSC Current				
		_	2.4	8.5	20	μA	3.0					
		—	6.9	20	25	μA	5.0					
D026		_	0.11	1.5	9.0	μA	1.8	ADC Current (Note 3),				
		—	0.12	2.7	10	μA	3.0	No conversion in progress				
D026		—	0.30	4.0	11	μA	2.3	ADC Current (Note 3),				
			0.35	5.0	13	μA	3.0	No conversion in progress				
		—	0.45	8.0	16	μA	5.0					
D026A*			250	—	_	μA	1.8	ADC Current (Note 3),				
		—	250	—	—	μA	3.0	Conversion in progress				
D026A*			280	_	_	μA	2.3	ADC Current (Note 3),				
			280	_	_	μA	3.0	Conversion in progress				
		—	280	—	_	μA	5.0					
D027			7	22	25	μA	1.8	Comparator,				
		—	8	23	27	μA	3.0	CxSP = 0				
D027			17	35	37	μA	2.3	Comparator,				
			18	37	38	μA	3.0	CxSP = 0				
		—	19	38	40	μA	5.0					

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral △ current can be determined by subtracting the base IPD current from this limit. Max. values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

**3:** ADC clock source is FRC.

#### TABLE 29-4: I/O PORTS

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
	VIL	Input Low Voltage					
		I/O PORT:					
D030		with TTL buffer	_	_	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$
D030A			_	_	0.15 VDD	V	$1.8V \le V \text{DD} \le 4.5V$
D031		with Schmitt Trigger buffer	_	_	0.2 VDD	V	$2.0V \le V\text{DD} \le 5.5V$
		with I <sup>2</sup> C levels	_	_	0.3 VDD	V	
		with SMbus levels	_	_	0.8	V	$2.7V \le V\text{DD} \le 5.5V$
D032		MCLR, OSC1 (EXTRC mode)	_		0.2 VDD	V	(Note 1)
D033		OSC1 (HS mode)	_	_	0.3 VDD	V	
	VIH	Input High Voltage			•	•	
		I/O PORT:					
D040		with TTL buffer	2.0	_	—	V	$4.5V \leq V\text{DD} \leq 5.5V$
D040A			0.25 VDD + 0.8	_	—	V	$1.8V \leq V\text{DD} \leq 4.5V$
D041		with Schmitt Trigger buffer	0.8 VDD			V	$2.0V \le V\text{DD} \le 5.5V$
		with I <sup>2</sup> C levels	0.7 VDD			V	
		with SMbus levels	2.1			V	$2.7V \le V\text{DD} \le 5.5V$
D042		MCLR	0.8 VDD			V	
D043A		OSC1 (HS mode)	0.7 VDD			V	
D043B		OSC1 (EXTRC mode)	0.9 Vdd			V	VDD > 2.0V (Note 1)
	lı∟	Input Leakage Current <sup>(2)</sup>					
D060		I/O Ports	—	± 5	± 125	nA	$Vss \le VPIN \le VDD$ , Pin at high-impedance, 85°C
			—	± 5	± 1000	nA	$Vss \le VPIN \le VDD$ , Pin at high-impedance, 125°C
D061		MCLR <sup>(3)</sup>	—	± 50	± 200	nA	$Vss \le VPIN \le VDD,$ Pin at high-impedance, 85°C
	IPUR	Weak Pull-up Current					
D070*			25	100	200	μΑ	VDD = 3.3V, VPIN = VSS
			25	140	300	μA	VDD = 5.0V, VPIN = VSS
	Vol	Output Low Voltage					
D080		I/O Ports	_	_	0.6	V	IOL = 8 mA, VDD = 5V IOL = 6 mA, VDD = 3.3V IOL = 1.8 mA, VDD = 1.8V
	Voн	Output High Voltage					
D090		I/O Ports	Vdd - 0.7	_	_	V	IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 1 mA, VDD = 1.8V
D101*	COSC2	Capacitive Loading Specifica	tions on Out	out Pins	I	l	
2101	00002	OSC2 pin					In XT, HS, LP modes when
			—	—	15	pF	external clock is used to drive OSC1
D101A*	CIO	All I/O pins			50	рF	<u> </u>

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in EXTRC mode.

**2:** Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

### TABLE 29-5: MEMORY PROGRAMMING SPECIFICATIONS

#### Param. Sym. Characteristic Min. Typ† Max. Units Conditions No. Program Memory **Programming Specifications** D110 Voltage on MCLR/VPP pin Vінн 8.0 9.0 V (Note 2) D112 VPBE VDD for Bulk Erase 2.7 VDDMAX V V D113 VPEW VDD for Write or Row Erase VDDMIN \_\_\_\_ VDDMAX D114 **I**PPPGM Current on MCLR/VPP during 1.0 mΑ Erase/Write D115 Current on VDD during IDDPGM 5.0 mΑ Erase/Write Program Flash Memory D121 Εр Cell Endurance 10K E/W $-40^\circ C \le T A \le +85^\circ C$ (Note 1) D122 V VPRW VDD for Read/Write VDDMIN VDDMAX D123 Tiw Self-timed Write Cycle Time 2 2.5 ms D124 TRETD Characteristic Retention 40 Provided no other Year \_ specifications are violated D125 EHEFC High-Endurance Flash Cell 100K E/W $0^{\circ}C \leq TA \leq +60^{\circ}C$ , lower byte last 128 addresses

Standard Operating Conditions (unless otherwise stated)

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Self-write and Block Erase.

2: Required only if single-supply programming is disabled.

### TABLE 29-6: THERMAL CHARACTERISTICS

Standar	d Operating	Conditions (unless otherwise stated)			
Param. No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	62.2	°C/W	20-pin DIP package
			77.7	°C/W	20-pin SOIC package
			87.3	°C/W	20-pin SSOP package
			46.2	°C/W	20-pin QFN 4X4mm package
			32.8	°C/W	20-pin UQFN 4X4mm package
ТН02 Өјс	θJC	Thermal Resistance Junction to Case	27.5	°C/W	20-pin DIP package
			23.1	°C/W	20-pin SOIC package
			31.1	°C/W	20-pin SSOP package
			13.2	°C/W	20-pin QFN 4X4mm package
			27.4	°C/W	20-pin UQFN 4X4mm package
TH03	TJMAX	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation		W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation		W	$PINTERNAL = IDD \times VDD^{(1)}$
TH06	Pi/o	I/O Power Dissipation		W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power		W	РDER = PDмах (Тј - Та)/θја <sup>(2)</sup>

Standard Operating Conditions (unless otherwise stated)

**Note 1:** IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature; TJ = Junction Temperature

### 29.4 AC Characteristics


Timing Parameter Symbology has been created with one of the following formats:

1. TppS2ppS


2. TppS

T			
-			
F	Frequency	Т	Time
Lowerc	case letters (pp) and their meanings:		
рр			
сс	CCP1	osc	CLKIN
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDIx	sc	SCKx
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperc	case letters and their meanings:	·	
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

### FIGURE 29-4: LOAD CONDITIONS



### FIGURE 29-5: CLOCK TIMING



### TABLE 29-7: CLOCK OSCILLATOR TIMING REQUIREMENTS

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS01	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	_	0.5	MHz	External Clock (ECL)
			DC	—	4	MHz	External Clock (ECM)
			DC	—	20	MHz	External Clock (ECH)
		Oscillator Frequency <sup>(1)</sup>	_	32.768	—	kHz	LP Oscillator
			0.1		4	MHz	XT Oscillator
			1		4	MHz	HS Oscillator
			1		20	MHz	HS Oscillator, VDD > 2.7V
			DC		4	MHz	EXTRC, VDD > 2.0V
OS02	Tosc	External CLKIN Period <sup>(1)</sup>	27	_	×	μs	LP Oscillator
			250		×	ns	XT Oscillator
			50		×	ns	HS Oscillator
			50	_	×	ns	External Clock (EC)
		Oscillator Period <sup>(1)</sup>	—	30.5		μs	LP Oscillator
			250	_	10,000	ns	XT Oscillator
			50	_	1,000	ns	HS Oscillator
			250	_	—	ns	EXTRC
OS03	TCY	Instruction Cycle Time <sup>(1)</sup>	200	TCY	DC	ns	TCY = 4/FOSC
OS04*	TosH,	External CLKIN High	2	_		μs	LP Oscillator
	TosL	External CLKIN Low	100	_	—	ns	XT Oscillator
			20	—	—	ns	HS Oscillator
OS05*	TosR,	External CLKIN Rise	0	—	—	ns	LP Oscillator
	TosF	External CLKIN Fall	0	—	—	ns	XT Oscillator
			0	—	—	ns	HS Oscillator

Standard Operating Conditions (unless otherwise stated)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

### TABLE 29-8: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC Frequency <sup>(1)</sup>	±2%	I	16.0	—	MHz	VDD = 3.0V, TA = 25°C, (Note 2)
OS09	LFosc	Internal LFINTOSC Frequency	_	_	31	_	kHz	(Note 3)
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time	—	_	5	15	μS	
OS10A*	TLFOSC ST	LFINTOSC Wake-up from Sleep Start-up Time	—	_	0.5	_	ms	$-40^\circ C \le T A \le +125^\circ C$

These parameters are characterized but not tested.


† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

2: See Figure 29-6: "HFINTOSC Frequency Accuracy over Device VDD and Temperature", Figure 30-72: "HFINTOSC Accuracy Over Temperature, VDD = 1.8V, PIC16LF1508/9 Only", and Figure 30-73: "HFINTOSC Accuracy Over Temperature, 2.3V ≤ VDD ≤ 5.5V".

3: See Figure 30-70: "LFINTOSC Frequency over VDD and Temperature, PIC16LF1508/9 Only", and Figure 30-71: "LFINTOSC Frequency over VDD and Temperature, PIC16F1508/9".

#### FIGURE 29-6: HFINTOSC FREQUENCY ACCURACY OVER VDD AND TEMPERATURE



### FIGURE 29-7: CLKOUT AND I/O TIMING




TABLE 29-9:	CLKOUT AND I/O TIMING PARAMETERS


Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ <sup>(1)</sup>	_	_	70	ns	$3.3V \leq V\text{DD} \leq 5.0V$	
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ <sup>(1)</sup>	_	_	72	ns	$3.3V \le V\text{DD} \le 5.0V$	
OS13	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	—	_	20	ns		
OS14	TioV2ckH	Port input valid before CLKOUT <sup>(1)</sup>	Tosc + 200 ns	_		ns		
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	$3.3V \le V\text{DD} \le 5.0V$	
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in setup time)	50	—	_	ns	$3.3V \leq V\text{DD} \leq 5.0V$	
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	—	—	ns		
OS18*	TioR	Port output rise time	—	40	72	ns	VDD = 1.8V	
			—	15	32		$3.3V \leq V\text{DD} \leq 5.0V$	
OS19*	TioF	Port output fall time	_	28	55	ns	VDD = 1.8V	
			—	15	30		$3.3V \le V\text{DD} \le 5.0V$	
OS20*	Tinp	INT pin input high or low time	25	—	_	ns		
OS21*	Tioc	Interrupt-on-change new input level time	25	—	—	ns		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in EXTRC mode where CLKOUT output is 4 x Tosc.

# FIGURE 29-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



#### TABLE 29-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated)         Param.       Sym.       Characteristic       Min.       Typ†       Max.       Units       Conditions										
No.	• • • • •					••••••				
30	TMCL	MCLR Pulse Width (low)	2			μS				
31	TWDTLP	Low-Power Watchdog Timer Time-out Period	10	16	27	ms	VDD = 3.3V-5V, 1:16 Prescaler used			
32	Tost	Oscillator Start-up Timer Period <sup>(1)</sup>		1024	—	Tosc				
33*	TPWRT	Power-up Timer Period	40	65	140	ms	PWRTE = 0			
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset			2.0	μS				
35	VBOR	Brown-out Reset Voltage <sup>(2)</sup>	2.55	2.70	2.85	V	BORV = 0			
			2.35	2.45	2.58	V	BORV = 1 (PIC16LF1508/9)			
			1.80	1.90	2.05	V	BORV = 1 (PIC16LF1508/9)			
36*	VHYST	Brown-out Reset Hysteresis	0	25	75	mV	$-40^{\circ}C \le TA \le +85^{\circ}C$			
37*	TBORDC	Brown-out Reset DC Response Time	1	16	35	μS	$VDD \leq VBOR$			
38	Vlpbor	Low-Power Brown-out Reset Voltage	1.8	2.1	2.5	V	LPBOR = 1			


These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.

2: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.





#### FIGURE 29-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 29-11: TI	IMER0 AND TIMER1	<b>EXTERNAL CI</b>	LOCK REQUIREMENTS
-----------------	------------------	--------------------	-------------------

Standar	d Operating	Conditions (u	nless otherwis	e stated)					
Param. No.	Sym.		Characteristic		Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width No Prescaler		0.5 Tcy + 20	_	_	ns	
		With Prescaler		With Prescaler	10	—		ns	
41*	T⊤0L	T0CKI Low F	ulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	
			With Prescaler		10	—		ns	
42*	TT0P	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value
45*	T⊤1H	T1CKI High	Synchronous, N	lo Prescaler	0.5 Tcy + 20	—	_	ns	
		Time	Synchronous, v	vith Prescaler	15	—		ns	
			Asynchronous		30	—		ns	
46*	TT1L	T1CKI Low Time	Synchronous, N	lo Prescaler	0.5 Tcy + 20	—		ns	
			Synchronous, with Prescaler		15	—		ns	
			Asynchronous		30	_		ns	
47*	T⊤1P	T1CKI Input Period	Synchronous	Synchronous		—	—	ns	N = prescale value
			Asynchronous		60	_		ns	
48	FT1	-	Discillator Input Frequency Range nabled by setting bit T1OSCEN)		32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	External Clock Edge to Timer		2 Tosc	—	7 Tosc	—	Timers in Sync mode

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






	TABLE 29-12:	<b>CONFIGURATION LOGIC CELL (</b>	(CLC)	CHARACTERISTICS
--	--------------	-----------------------------------	-------	-----------------

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
CLC01*	TCLCIN	CLC input time	_	7	_	ns	
CLC02*	TCLC	CLC module input to output propagation time	_	24 12		ns ns	VDD = 1.8V VDD > 3.6V
CLC03*	TCLCOUT	CLC output time Rise Time	_	OS18	_		(Note 1)
		Fall Time		OS19	_		(Note 1)
CLC04*	FCLCMAX	CLC maximum switching frequency		45	_	MHz	

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1:See Table 29-9 for OS18 and OS19 rise and fall times.

Conditions

### TABLE 29-13: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS<sup>(1,2,3)</sup>

	•	Conditions (unless otherwise stated) /, TA = 25°C							
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units			
AD01	NR	Resolution	_	_	10	bit			

AD01	NR	Resolution	_		10	bit	
AD02	EIL	Integral Error		±1	±1.7	LSb	VREF = 3.0V
AD03	Edl	Differential Error	—	±1	±1	LSb	No missing codes VREF = 3.0V
AD04	EOFF	Offset Error		±1	±2.5	LSb	VREF = 3.0V
AD05	Egn	Gain Error		±1	±2.0	LSb	VREF = 3.0V
AD06	VREF	Reference Voltage	1.8	—	Vdd	V	VREF = (VRPOS - VRNEG) (Note 4)
AD07	VAIN	Full-Scale Range	Vss	—	VREF	V	
AD08	Zain	Recommended Impedance of Analog Voltage Source	—	_	10	kΩ	Can go higher if external $0.01 \mu F$ capacitor is present on input pin.

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1:Total Absolute Error includes integral, differential, offset and gain errors.

2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.


3: See Section 30.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

4: ADC VREF is selected by ADPREF<0> bit.









Note 1:If the ADC clock source is selected as FRC, a time of TCY is added before the ADC clock starts. This allows the SLEEP instruction to be executed.

#### **TABLE 29-14: ADC CONVERSION REQUIREMENTS**

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD130*	TAD	ADC Clock Period (TADC)	1.0	—	6.0	μS	Fosc-based
		ADC Internal FRC Oscillator Period (TFRC)	1.0	2.0	6.0	μS	ADCS<2:0> = x11 (ADC FRC mode)
AD131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	—	11	—	TAD	Set GO/DONE bit to conversion complete
AD132*	TACQ	Acquisition Time	_	5.0	_	μS	
AD133*	Тнср	Holding Capacitor Disconnect Time	_	1/2 TAD 1/2 TAD + 1TCY	_		Fosc-based ADCS<2:0> = x11 (ADC FRC mode)

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.

### COMPADATOD ODEOLEICATIONO(1)

TABLE 29	TABLE 29-15:       COMPARATOR SPECIFICATIONS <sup>(1)</sup>									
Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C										
Param. No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments			
CM01	VIOFF	Input Offset Voltage		±7.5	±60	mV	CxSP = 1, VICM = VDD/2			
CM02	VICM	Input Common Mode Voltage	0	_	Vdd	V				
CM03	CMRR	Common Mode Rejection Ration	—	50	_	dB				
CM04A		Response Time Rising Edge		400	800	ns	CxSP = 1			
CM04B	TRESP(2)	Response Time Falling Edge	_	200	400	ns	CxSP = 1			
CM04C	TRESPY /	Response Time Rising Edge	_	1200	_	ns	CxSP = 0			
CM04D		Response Time Falling Edge		550		ns	CxSP = 0			
CM05*	Тмс2оv	Comparator Mode Change to Output Valid	_	_	10	μS				
CM06	CHYSTER	Comparator Hysteresis	—	25	—	mV	CxHYS = 1, CxSP = 1			

These parameters are characterized but not tested.

Note 1: See Section 30.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

2: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to Vdd.

### TABLE 29-16: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS<sup>(1)</sup>

#### Operating Conditions (unless otherwise stated)

VDD = 3.0V,	TA = 25°C
-------------	-----------


VDD = 3.0V, IA = 25°C										
Param. No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments			
DAC01*	Clsb	Step Size	_	VDD/32	_	V				
DAC02*	CACC	Absolute Accuracy	—	_	± 1/2	LSb				
DAC03*	CR	Unit Resistor Value (R)	—	5K	_	Ω				
DAC04*	CST	Settling Time <sup>(2)</sup>			10	μS				

\* These parameters are characterized but not tested.

Note 1: See Section 30.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

2: Settling time measured while DACR<4:0> transitions from '00000' to '01111'.


#### FIGURE 29-14: **USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING**



#### TABLE 29-17: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS


Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions			
US120	······································	—	80	ns	$3.0V \leq V\text{DD} \leq 5.5V$				
		Clock high to data-out valid	_	100	ns	$1.8V \leq V\text{DD} \leq 5.5V$			
US121	US121 TCKRF Clock out rise time and fall time		—	45	ns	$3.0V \leq V\text{DD} \leq 5.5V$			
		(Master mode)	_	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$			
US122	US122 TDTRF Data-out rise time and fall time		_	45	ns	$3.0V \leq V\text{DD} \leq 5.5V$			
			—	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$			

#### **FIGURE 29-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING**




#### TABLE 29-18: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Symbol Characteristic		Min.	Max.	Units	Conditions	
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK $\downarrow$ (DT hold time)	10	_	ns		
US126	TCKL2DTL	Data-hold after CK $\downarrow$ (DT hold time)	15		ns		




#### FIGURE 29-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)















#### TABLE 29-19: SPI MODE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input	2.25 TCY	_	—	ns	
SP71*	TscH	SCK input high time (Slave mode)	1 Tcy + 20	_	—	ns	
SP72*	TscL	SCK input low time (Slave mode)	1 Tcy + 20	_		ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to SCK edge	100	_	—	ns	
SP74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	100		—	ns	
SP75*	TDOR	SDO data output rise time	_	10	25	ns	$3.0V \le VDD \le 5.5$
				25	50	ns	$1.8V \le VDD \le 5.5V$
SP76*	TDOF	SDO data output fall time		10	25	ns	
SP77*	TssH2doZ	SS↑ to SDO output high-impedance	10	_	50	ns	
SP78*	TscR	SCK output rise time (Master mode)		10	25	ns	$3.0V \le VDD \le 5.5V$
			_	25	50	ns	$1.8V \le VDD \le 5.5V$
SP79*	TscF	SCK output fall time (Master mode)	_	10	25	ns	
SP80*	TscH2doV,	- ,		_	50	ns	$3.0V \le VDD \le 5.5V$
	TscL2DoV	edge	_	_	145	ns	$1.8V \le V\text{DD} \le 5.5\text{V}$
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK edge	1 Tcy	_	—	ns	
SP82*	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$ edge	_	_	50	ns	
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5 Tcy + 40	_	—	ns	

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






### TABLE 29-20: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Chara	Min.	Тур	Max.	Units	Conditions	
SP90*	TSU:STA	Start condition	100 kHz mode	4700	_	—	ns	Only relevant for Repeated Start condition
		Setup time	400 kHz mode	600	_	_		
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	_	ns	After this period, the first
		Hold time	400 kHz mode	600		—		clock pulse is generated
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_		
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	—	ns	
		Hold time	400 kHz mode	600	_	—		

#### I<sup>2</sup>C BUS DATA TIMING **FIGURE 29-21:**



#### TABLE 29-21: I<sup>2</sup>C BUS DATA REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions
SP100*	Тнідн	Clock high time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy			
SP101*	TLOW	Clock low time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy	_		
SP102*	TR	SDA and SCL rise time	100 kHz mode	_	1000	ns	
			400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDA and SCL fall time	100 kHz mode	_	250	ns	
			400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
SP107*	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	(Note 2)
			400 kHz mode	100	—	ns	
SP109*	ΤΑΑ	Output valid from clock	100 kHz mode		3500	ns	(Note 1)
			400 kHz mode	_		ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3		μS	before a new transmission can start
SP111	Св	Bus capacitive loadir		400	pF		

\* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I<sup>2</sup>C bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement TSU:DAT  $\geq$  250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.

### 30.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS


The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over each temperature range.

















FIGURE 30-3: IDD TYPICAL, XT AND EXTRC OSCILLATOR, PIC16LF1508/9 ONLY










FIGURE 30-7: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 32 kHz, PIC16LF1508/9 ONLY




FIGURE 30-8: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 32 kHz, PIC16F1508/9 ONLY




FIGURE 30-9: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 500 kHz, PIC16LF1508/9 ONLY




FIGURE 30-10: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 500 kHz, PIC16F1508/9 ONLY




FIGURE 30-11: IDD TYPICAL, EXTERNAL CLOCK (ECM), MEDIUM POWER MODE, PIC16LF1508/9 ONLY





FIGURE 30-12: IDD MAXIMUM, EXTERNAL CLOCK (ECM), MEDIUM POWER MODE, PIC16LF1508/9 ONLY








FIGURE 30-14: IDD MAXIMUM, EXTERNAL CLOCK (ECM), MEDIUM POWER MODE, PIC16F1508/9 ONLY




FIGURE 30-15: IDD TYPICAL, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16LF1508/9 ONLY




FIGURE 30-16: IDD MAXIMUM, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16LF1508/9 ONLY




FIGURE 30-17: IDD TYPICAL, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16F1508/9 ONLY





FIGURE 30-18: IDD MAXIMUM, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16F1508/9 ONLY










FIGURE 30-19: IDD, LFINTOSC, Fosc = 31 kHz, PIC16LF1508/9 ONLY






























































FIGURE 30-31: IPD BASE, LOW-POWER SLEEP MODE, PIC16LF1508/9 ONLY



















FIGURE 30-35: IPD, FIXED VOLTAGE REFERENCE (FVR), PIC16LF1508/9 ONLY







































FIGURE 30-43: IPD, COMPARATOR, LOW-POWER MODE (CxSP = 0), PIC16LF1508/9 ONLY



















FIGURE 30-47: VOH vs. IOH OVER TEMPERATURE, VDD = 5.5V, PIC16F1508/9 ONLY



















FIGURE 30-51: VOH vs. IOH OVER TEMPERATURE, VDD = 1.8V, PIC16LF1508/9 ONLY




































































FIGURE 30-66: COMPARATOR HYSTERESIS, LOW-POWER MODE (CxSP = 0, CxHYS = 1)











FIGURE 30-69: COMPARATOR INPUT OFFSET AT 25°C, NORMAL POWER MODE (CxSP = 1), PIC16F1508/9 ONLY






FIGURE 30-70: LFINTOSC FREQUENCY OVER VDD AND TEMPERATURE, PIC16LF1508/9 ONLY






FIGURE 30-72: HFINTOSC ACCURACY OVER TEMPERATURE, VDD = 1.8V, PIC16LF1508/9 ONLY





FIGURE 30-73: HFINTOSC ACCURACY OVER TEMPERATURE,  $2.3V \le VDD \le 5.5V$ 








FIGURE 30-75: LOW-POWER SLEEP MODE, WAKE PERIOD WITH HFINTOSC SOURCE, VREGPM = 1, PIC16F1508/9 ONLY





FIGURE 30-76: SLEEP MODE, WAKE PERIOD WITH HFINTOSC SOURCE, VREGPM = 0, PIC16F1508/9 ONLY



### 31.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

#### 31.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- Multiple projects
- · Multiple tools
- Multiple configurations
- Simultaneous debugging sessions

File History and Bug Tracking:

- Local file history feature
- · Built-in support for Bugzilla issue tracker

#### 31.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

#### 31.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB X IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

#### 31.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 31.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

#### 31.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 31.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 31.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

#### 31.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

#### 31.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

#### 31.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


### 31.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

### 32.0 PACKAGING INFORMATION

#### 32.1 Package Marking Information



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Example

PIC16F1508


**1120123** 

Example


-E/SS @3


#### Package Marking Information (Continued)

20-L



20-Lead QFN (4x4x0.9 mm) 20-Lead UQFN (4x4x0.5 mm)





PIN 1-


ead SSOP (5.30 mm)
YYWWNNN

#### 32.2 Package Details

The following sections give the technical details of the packages.

#### 20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		20	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.980	1.030	1.060
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-019B


#### 20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











VIEW A-A

Microchip Technology Drawing C04-094C Sheet 1 of 2

### 20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C	
--------	--

l	Units			S	
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		20		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E		10.30 BSC		
Molded Package Width	E1	7.50 BSC			
Overall Length	D	12.80 BSC			
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. § Significant Characteristic

- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	Ν	MILLIMETERS		
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С	9.40		
Contact Pad Width (X20)	X			0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A

#### 20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			6
Dimension	n Limits	MIN	MIN NOM	
Number of Pins	Ν		20	
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	_	0.38

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

#### 20-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	
Number of Pins	Ν		20		
Pitch	е		0.50 BSC		
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	ntact Thickness A3 0.20 REF				
Overall Width	E	4.00 BSC			
Exposed Pad Width	E2	2.60	2.70	2.80	
Overall Length	D	4.00 BSC			
Exposed Pad Length	D2	2.60	2.70	2.80	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	_	_	

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B

20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] With 0.40 mm Contact Length



	MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2	2.50		
Optional Center Pad Length	T2			2.50
Contact Pad Spacing C1			3.93	
Contact Pad Spacing	C2		3.93	
Contact Pad Width				0.30
Contact Pad Length	Y1			0.73
Distance Between Pads	G	0.20		


Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2126A

### 20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]






Microchip Technology Drawing C04-255A Sheet 1 of 2

#### 20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	N		20		
Pitch	е		0.50 BSC		
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.127 REF			
Overall Width	E	4.00 BSC			
Exposed Pad Width	E2	2.60	2.70	2.80	
Overall Length	D		4.00 BSC		
Exposed Pad Length	D2	2.60	2.70	2.80	
Terminal Width	b	0.20	0.25	0.30	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-255A Sheet 2 of 2

### 20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E		0.50 BSC		
Optional Center Pad Width	X2			2.80	
Optional Center Pad Length	Y2			2.80	
Contact Pad Spacing			4.00		
Contact Pad Spacing	C2		4.00		
Contact Pad Width (X20)	X1			0.30	
Contact Pad Length (X20)	Y1			0.80	
Contact Pad to Center Pad (X20)	G1	0.20			

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2255A

### APPENDIX A: DATA SHEET REVISION HISTORY

### Revision A (10/2011)

Original release.

#### Revision B (6/2013)

Updated Electrical Specifications and added Characterization Data.

#### Revision C (7/2013)

Corrected upper and lower bit definitions of address, Section 3.2. Added clarification of Buffer Gain Selection bits, Section 13.2. Removed "Preliminary" status from Section 30. Updated Figures 15-1, 29-9. Clarified information in Registers 7-1,13-1, 15-2. Clarified information in Tables 29-5, 29-10, 29-13. Removed Index.

#### **Revision D (10/2014)**

Document re-release.

#### **Revision E (10/2015)**

Added Section 3.2 High-Endurance Flash. Updated Figure 26-1; Registers 4-2, 7-5, and 26-3; Sections 22.4.2, 24.1.5, 26.9.1.2, 26.11.1, and 29.1; and Table 26-2.

### THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] <sup>(1)</sup> - X /XX T I Tape and Reel Temperature Package Option Range	XXX Pattern	Examples: a) PIC16LF1508T - I/SO Tape and Reel, Industrial temperature, SOIC package
Device:	PIC16LF1508, PIC16F1508, PIC16LF1509, PIC16F1509		<ul> <li>b) PIC16F1509 - I/P Industrial temperature PDIP package</li> <li>c) PIC16F1508 - E/ML 298</li> </ul>
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel <sup>(1)</sup>		Extended temperature, QFN package QTP pattern #298
Temperature Range:	$ \begin{array}{rcl} I &=& -40^{\circ} C \ to & +85^{\circ} C & (Industrial) \\ E &=& -40^{\circ} C \ to & +125^{\circ} C & (Extended) \end{array} $		
Package: <sup>(2)</sup>	$\begin{array}{rcl} GZ &= & UQFN \\ ML &= & QFN \\ P &= & Plastic DIP \\ SO &= & SOIC \\ SS &= & SSOP \end{array}$		Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)		2: For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-918-2

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## Worldwide Sales and Service

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15