

PIC16F785/HV785 Data Sheet

20-Pin Flash-Based, 8-Bit CMOS Microcontroller with Two-Phase Asynchronous Feedback PWM Dual High-Speed Comparators and Dual Operational Amplifiers

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



20-Pin Flash-Based 8-Bit CMOS Microcontroller

High-Performance RISC CPU:

- Only 35 Instructions to Learn:
 - All single-cycle instructions except branches -
- · Operating Speed:
 - DC 20 MHz oscillator/clock input
- DC 200 ns instruction cycle
- Interrupt Capability
- 8-Level Seep Hardware Stack
- Direct, Indirect and Relative Addressing modes

Special Microcontroller Features:

- Precision Internal Oscillator:
- Factory calibrated to ±1%
- Software selectable frequency range of 8 MHz to 32 kHz
- Software tunable
- Two-Speed Start-up mode
- Crystal fail detect for critical applications
- Clock mode switching during operation for power savings
- Power-Saving Sleep mode
- Wide Operating Voltage Range (2.0V-5.5V)
- Industrial and Extended Temperature Range
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- · Brown-out Reset (BOR) with Software Control Option
- Enhanced Low-Current Watchdog Timer (WDT) with on-chip Oscillator (software selectable nominal 268 seconds with full prescaler) with Software Enable
- Multiplexed Master Clear with Pull-up/Input Pin
- Programmable Code Protection
- High-Endurance Flash/EEPROM cell:
 - 100,000 write Flash endurance
 - 1,000,000 write EEPROM endurance
 - Flash/Data EEPROM retention: > 40 years

Low-Power Features:

- Standby Current:
- 30 nA @ 2.0V, typical
- Operating Current:
 - 8.5 μA @ 32 kHz, 2.0V, typical
- 100 μA @ 1 MHz, 2.0V, typical
- Watchdog Timer Current:
- 1 μA @ 2.0V, typical
- Timer1 Oscillator Current:
- 2 μA @ 32 kHz, 2.0V, typical

Peripheral Features:

- · High-Speed Comparator module with:
 - Two independent analog comparators - Programmable on-chip voltage reference (CVREF) module (% of VDD)
 - 1.2V band gap voltage reference
 - Comparator inputs and outputs externally accessible
 - < 40 ns propagation delay
 - 2 mv offset, typical
- · Operational Amplifier module with 2 independent Op Amps:
 - 3 MHz GBWP, typical
 - All I/O pins externally accessible
- Two-Phase Asynchronous Feedback PWM module:
 - Complementary output with programmable dead band delay
 - Infinite resolution analog duty cycle
 - Sync Output/Input for multi-phase PWM
 - -Fosc/2 maximum PWM frequency
- A/D Converter:
 - 10-bit resolution and 14 channels (2 internal)
- 17 I/O pins and 1 Input-only Pin:
 - High-current source/sink for direct LED drive
 - -Interrupt-on-pin change
 - Individually programmable weak pull-ups
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator, if INTOSC mode selected
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Capture, Compare, PWM module:
 - 16-bit Capture, max resolution 12.5 ns - Compare, max resolution 200 ns

 - 10-bit PWM with 1 output channel, max frequency 20 kHz
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- Shunt Voltage Regulator (PIC16HV785 only):
 - 5 volt regulation
 - 4 mA to 50 mA shunt range

Device	Program Memory	Data Memory		I/O 10-bit		Ор	Comparators	CCP	Two-		Shunt
Device	Flash (words)	SRAM (bytes)	EEPROM (bytes)		A/D (ch)	Amps	Comparators	CCF	PWM	8/16-bit	Reg.
PIC16F785	2048	128	256	17+1	12+2	2	2	1	1	2/1	0
PIC16HV785	2048	128	256	17+1	12+2	2	2	1	1	2/1	1

Dual in Line Pin Diagram




TABLE 1: DUAL IN LINE PIN SUMMARY

I/O	Pin	Analog	Comp.	Op Amps	PWM	Timers	ССР	Interrupt	Pull-ups	Basic
RA0	19	AN0	C1IN+	—	_	_	_	IOC	Y	ICSPDAT
RA1	18	AN1/VREF	C12IN0-	—	-	—	—	IOC	Y	ICSPCLK
RA2	17	AN2	C10UT	—		T0CKI	_	INT/IOC	Y	—
RA3 ⁽¹⁾	4	_		_	_	_		IOC	Y	MCLR/Vpp
RA4	3	AN3	_	—		T1G	_	IOC	Y	OSC2/CLKOUT
RA5	2	—	—	—		T1CKI	—	IOC	Y	OSC1/CLKIN
RB4	13	AN10	—	OP2-	_	_	—	—	—	—
RB5	12	AN11		OP2+		—		—	—	—
RB6 ⁽²⁾	11	—	_	—	_	_		—	—	—
RB7	10	—		—	SYNC	_		—	—	—
RC0	16	AN4	C2IN+	—				_	_	—
RC1	15	AN5	C12IN1-	—	PH1	_		—	—	—
RC2	14	AN6	C12IN2-	OP2		_	_	—	—	—
RC3	7	AN7	C12IN3-	OP1		—	_	—	—	—
RC4	6	—	C2OUT	—	PH2	_		—	—	—
RC5	5	—	—	—	-	—	CCP1	—	—	—
RC6	8	AN8		OP1-	_	—		_	—	—
RC7	9	AN9	—	OP1+	_	—	_	_	—	—
	1	—	—		—	—	—	—		Vdd
	20	_	_	_	_	_		_	_	Vss

Note 1: Input only.

2: Open drain.

QFN (4x4x0.9) Pin Diagram




TABLE 2: QFN PIN SUMMARY

I/O	Pin	Analog	Comp.	Op Amps	PWM	Timers	ССР	Interrupt	Pull-ups	Basic
RA0	16	AN0	C1IN+	—	_	—	_	IOC	Y	ICSPDAT
RA1	15	AN1/VREF	C12IN0-	_	_	—	_	IOC	Y	ICSPCLK
RA2	14	AN2	C1OUT	_	_	T0CKI	_	INT/IOC	Y	—
RA3 ⁽¹⁾	1	_	_	_	_	_	_	IOC	Y	MCLR/VPP
RA4	20	AN3	—	_	_	T1G	_	IOC	Y	OSC2/CLKOUT
RA5	19	—	_	_	_	T1CKI	_	IOC	Y	OSC1/CLKIN
RB4	10	AN10	—	OP2-	_	—	_	—	—	—
RB5	9	AN11	_	OP2+		—	_	—	—	—
RB6 ⁽²⁾	8	—	—	_	_	—	_	—	—	—
RB7	7	—	_	_	SYNC	—	_	—	—	—
RC0	13	AN4	C2IN+	—	_	—	—	—	—	—
RC1	12	AN5	C12IN1-	—	PH1	—	—	—	—	—
RC2	11	AN6	C12IN2-	OP2	_	—	—	—	—	—
RC3	4	AN7	C12IN3-	OP1		—	_	—	—	—
RC4	3	—	C2OUT	_	PH2	—	—	—	—	—
RC5	2	—	_	_		—	CCP1	—	—	—
RC6	5	AN8	—	OP1-	—	—	—	—	—	—
RC7	6	AN9	_	OP1+	_	—	_	—	—	—
_	18		_	_	_	_	_	_	_	Vdd
—	17	—	—	_	—	—	—	—	—	Vss

Note 1: Input only.

2: Open drain.

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	9
3.0	Clock Sources	23
4.0	I/O Ports	35
5.0	Timer0 Module	49
6.0	Timer1 Module with Gate Control	51
7.0	Timer2 Module	55
8.0	Capture/Compare/PWM (CCP) Module	57
9.0	Comparator Module	63
10.0	Voltage References	70
11.0	Operational Amplifier (OPA) Module	75
12.0	Analog-to-Digital Converter (A/D) Module	79
13.0	Two-Phase PWM	91
14.0	Data EEPROM Memory	. 103
15.0	Special Features of the CPU	. 107
16.0	Voltage Regulator	. 126
17.0	Instruction Set Summary	. 127
18.0	Development Support	. 137
19.0	Electrical Specifications	. 141
20.0	DC and AC Characteristics Graphs and Tables	. 163
21.0	Packaging Information	. 187
Appe	ndix A: Data Sheet Revision History	. 193
Appe	ndix B: Migrating from other PIC [®] Devices	. 193
Index	·	. 195
The I	Aicrochip Web Site	. 201
Custo	omer Change Notification Service	. 201
Custo	omer Support	. 201
Read	er Response	. 202
Prod	uct Identification System	. 203

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the PIC16F785/HV785. It is available in 20-pin PDIP, SOIC, SSOP and QFN packages. Figure 1-1 shows a block diagram of the PIC16F785/HV785 device. Table 1-1 shows the pinout description.




TABLE 1-1:PIC16F785/HV785 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/C1IN+/ICSPDAT	RA0	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	AN0	AN	_	A/D Channel 0 input
	C1IN+	AN		Comparator 1 non-inverting input
	ICSPDAT	ST	CMOS	Serial Programming Data I/O
RA1/AN1/C12IN0-/VREF/	RA1	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
ICSPCLK	AN1	AN	_	A/D Channel 1 input
	C12IN0-	AN	—	Comparator 1 and 2 inverting input
	Vref	AN	AN	External Voltage Reference for A/D, buffered reference output
	ICSPCLK	ST	—	Serial Programming Clock
RA2/AN2/T0CKI/INT/C1OUT	RA2	ST	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	AN2	AN	—	A/D Channel 2 input
	T0CKI	ST	—	Timer0 clock input
	INT	ST	—	External Interrupt
	C10UT	—	CMOS	Comparator 1 output
RA3/MCLR/Vpp	RA3	TTL	—	PORTA input with prog. pull-up and interrupt-on- change
	MCLR	ST	—	Master Clear with internal pull-up
	VPP	HV	—	Programming voltage
RA4/AN3/T1G/OSC2/	RA4	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
CLKOUT	AN3	AN	—	A/D Channel 3 input
	T1G	ST	—	Timer1 gate
	OSC2	—	XTAL	Crystal/Resonator
	CLKOUT	—	CMOS	Fosc/4 output
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	PORTA I/O with prog. pull-up and interrupt-on-change
	T1CKI	ST	—	Timer1 clock
	OSC1	XTAL	—	Crystal/Resonator
	CLKIN	ST	—	External clock input/RC oscillator connection
RB4/AN10/OP2-	RB4	TTL	CMOS	PORTB I/O
	AN10	AN	—	A/D Channel 10 input
	OP2-		AN	Op Amp 2 inverting input
RB5/AN11/OP2+	RB5	TTL	CMOS	PORTB I/O
	AN11	AN	—	A/D Channel 11 input
	OP2+		AN	Op Amp 2 non-inverting input
RB6	RB6	TTL	OD	PORTB I/O. Open drain output
RB7/SYNC	RB7	TTL	CMOS	PORTB I/O
	SYNC	ST	CMOS	Master PWM Sync output or slave PWM Sync input
RC0/AN4/C2IN+	RC0	TTL	CMOS	PORTC I/O
	AN4	AN	_	A/D Channel 4 input
	C2IN+	AN	_	Comparator 2 non-inverting input

Legend: TTL = TTL input buffer, ST = Schmitt Trigger input buffer, AN = Analog, OD = Open Drain output, HV = High Voltage

Name	Function	Input Type	Output Type	Description
RC1/AN5/C12IN1-/PH1	RC1	TTL	CMOS	PORTC I/O
	AN5	AN		A/D Channel 5 input
	C12IN1-	AN		Comparator 1 and 2 inverting input
	PH1	_	CMOS	PWM phase 1 output
RC2/AN6/C12IN2-/OP2	RC2	TTL	CMOS	PORTC I/O
	AN6	AN	_	A/D Channel 6 input
	C12IN2-	AN	—	Comparator 1 and 2 inverting input
	OP2	—	AN	Op Amp 2 output
RC3/AN7/C12IN3-/OP1	RC3	TTL	CMOS	PORTC I/O
	AN7	AN	—	A/D Channel 7 input
	C12IN3-	AN	—	Comparator 1 and 2 inverting input
	OP1	—	AN	Op Amp 1 output
RC4/C2OUT/PH2	RC4	TTL	CMOS	PORTC I/O
	C2OUT	—	CMOS	Comparator 2 output
	PH2	—	CMOS	PWM phase 2 output
RC5/CCP1	RC5	TTL	CMOS	PORTC I/O
	CCP1	ST	CMOS	Capture input/Compare output
RC6/AN8/OP1-	RC6	TTL	CMOS	PORTC I/O
	AN8	AN	—	A/D Channel 8 input
	OP1-	AN	—	Op Amp 1 inverting input
RC7/AN9/OP1+	RC7		CMOS	PORTC I/O
	AN9	AN	—	A/D Channel 9 input
	OP1+	AN	_	Op Amp 1 non-inverting input
Vss	Vss	Power	_	Ground reference
Vdd	Vdd	Power	_	Positive supply

TABLE 1-1: PIC16F785/HV785 PINOUT DESCRIPTION (CONTINUED)


Legend: TTL = TTL input buffer, ST = Schmitt Trigger input buffer, AN = Analog, OD = Open Drain output, HV = High Voltage NOTES:

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC16F785/HV785 has a 13-bit program counter capable of addressing an 8k x 14 program memory space. Only the first 2k x 14 (0000h-07FFh) for the PIC16F785/HV785 is physically implemented. Accessing a location above these boundaries will cause a wrap around within the first 2k x 14 space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).





2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into four banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. Register locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are General Purpose Registers, implemented as static RAM. The last sixteen register locations in Bank 1 (F0h-FFh), Bank 2 (170h-17Fh), and Bank 3 (1F0h-1FFh) point to addresses 70h-7Fh in Bank 0. All other RAM is unimplemented and returns '0' when read.

Seven address bits are required to access any location in a data memory bank. Two additional bits are required to access the four banks. When data memory is accessed directly, the seven Least Significant address bits are contained within the opcode and the two Most Significant bits are contained in the STATUS register. RP0 and RP1 bits of the STATUS register are the two Most Significant data memory address bits and are also known as the bank select bits. Table 2-1 lists how to access the four banks of registers.

TABLE 2-1:BANK SELECTION

	RP1	RP0
Bank 0	0	0
Bank 1	0	1
Bank 2	1	0
Bank 3	1	1

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file banks are organized as 128 x 8 in the PIC16F785/HV785. Each register is accessed, either directly, by seven address bits within the opcode, or indirectly, through the File Select Register (FSR). When the FSR is used to access data memory, the eight Least Significant data memory address bits are contained in the FSR and the ninth Most Significant address bit is contained in the IRP bit in the STATUS Register. (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-2). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

FIGURE 2-2: DATA MEMORY MAP OF THE PIC16F785/HV785

File File File File File File File File Address Indirect addr. ⁽¹⁾ 00h Indirect addr. ⁽¹⁾ 80h Indirect addr. ⁽¹⁾ 100h Indirect addr. ⁽¹⁾ 100h PCL 02h PCL 82h PCL 102h PCL 182h STATUS 03h STATUS 03h STATUS 103h FSR 104h FSR 182h PORTB 06h TRISB 86h PORTB 106h TRISA 185h PORTB 06h TRISB 86h PORTC 107h TRISC 187h 08h 89h 019h PCLATH 104h PSR 188h 188h PORTB 06h NTCON 88h 100Ch 188h 188h PORTB 06h PCON 86h PORTC 107h 184h INTCON 08h NTCON 88h 100Ch 188h 188h PRI	Indirect addr. ⁽¹⁾	Address		File		File	IGURE 2-2: DATA MEMORY MAP OF THE PIC16F785/HV785											
Indirect addr. ⁽¹⁾ 00h Indirect addr. ⁽¹⁾ 80h Indirect addr. ⁽¹⁾ 100h Indirect addr. ⁽¹⁾ 100h TMR0 01h PCL 82h PCL 102h PCL 182h STATUS 03h STATUS 83h STATUS 103h FSR 04h FSR 103h FSR 183h PORTB 06h TRISB 86h PORTA 105h TRISA 183h PORTB 06h TRISB 86h PORTC 107h TRISC 187h 06h B8h 100h TRISA 186h 106h 188h PCLATH 0Ah PCLATH 8Ah PCLATH 10Ah PCLATH 18Ah ITCON 0Bh INTCON 8Bh INTCON 10Bh INTCON 18Bh PCLATH 0Ah </td <td>Indirect addr.⁽¹⁾</td> <td>1</td> <td></td> <td>A - I - I</td> <td></td> <td>A .I.I</td> <td></td> <td></td>	Indirect addr. ⁽¹⁾	1		A - I - I		A .I.I												
TMR0 01h OPTION_REG 81h TMR0 101h OPTION_REG 181h PCL 02h PCL 82h PCL 102h PCL 182h STATUS 03h STATUS 83h STATUS 103h STATUS 183h PORTA 05h TRISA 85h PORTA 105h TRISA 185h PORTB 06h TRISB 86h PORTB 106h TRISB 186h PORTC 07h TRISC 87h PORTC 107h TRISC 187h 08h 88h 109h TRISB 89h 109h 188h 09h 88h INTCON 88h INTCON 188h INTCON 188h PIR1 0Ch PIE1 8Ch 100h EISP 188h MR1H 0Fh OSCCON 8Fh 100h 190h 188h TMR2 11h ANSEL0 91h PWMCON 111h						1		1										
PCL 02h PCL 82h PCL 102h PCL 182h STATUS 03h STATUS 83h STATUS 103h STATUS 183h FSR 04h FSR 84h FSR 104h FSR 183h PORTA 05h TRISA 85h PORTA 105h TRISB 186h PORTB 06h TRISC 87h PORTC 107h TRISC 187h 09h 89h 109h 108h TRISC 187h 188h 09h 89h 109h 108h 188h 188h 09h 89h 109h 188h 109h 188h 00h 88h NTCON 108h INTCON 18h 00h 82h 100h 100h 18Dh 100h TMR1H 0Ch PCON 8Eh 100h 18Dh 190h TMR1H 0Ch PCON 8Eh 100h <td< td=""><td>TMR0</td><td>00h</td><td></td><td></td><td>Indirect addr.⁽¹⁾</td><td></td><td></td><td>180h</td></td<>	TMR0	00h			Indirect addr. ⁽¹⁾			180h										
STATUS 03h STATUS 83h STATUS 103h STATUS 183h FSR 04h FSR 84h FSR 104h FSR 184h PORTA 05h TRISA 85h PORTA 105h TRISA 185h PORTB 06h TRISB 86h PORTC 107h TRISA 185h OBh 08h 88h 108h TRISA 188h 188h OBh 88h 108h 108h 188h 188h PCLATH 0Ah PCLATH 8Ah PCLATH 10Ah PCLATH 0Dh B8h INTCON 8Bh 10Dh 18Dh 18Dh TMR1L 0Ch PCON 8Ch 10Ch 18Dh 18Dh TMR1H 0Fh OSCCON 8Fh 10Ch 18Dh 19Dh TMR2 11h ANSEL0 91h PWMCON1 110h 190h TMR2 11h ANS						101h												
FSR 04h FSR 84h FSR 104h FSR 184h PORTA 05h TRISA 85h PORTA 105h TRISA 185h PORTB 06h TRISC 87h PORTC 107h TRISC 187h 08h 88h 99h 99h 108h 188h 188h 09h 99h 99h 89h 107h TRISC 187h 09h 99h 89h 108h 108h 188h 188h PCLATH 0Ah PCLATH 8Ah PCLATH 10Ah PCLATH 188h 10TCON 0Bh INTCON 8Bh 10Ch PIE1 18Ch 18Bh 10Ch PIE1 8Ch 10Eh 18Eh 18Bh 18Bh TTCON 0Bh OSCCON 8Fh 10Fh 18Bh 190h TMR1L 0Fh OSCCON 8Fh 10Fh 190h 190h TTCON						102h												
PORTA OSh TRISA 85h PORTA 105h TRISA 185h PORTB 06h TRISB 86h PORTB 106h TRISA 185h PORTC 07h TRISC 87h PORTC 107h TRISC 187h 08h 09h 89h 109h TRISC 187h 09h 09h 89h 109h 189h PCLATH 0Ah PCLATH 8Ah PCLATH 10Ah PICI 00h PIE1 8Ch 10Ch PIE1 18Ch 00h PCON 8Eh 10Eh PCON 18Eh 10Dh OSCON 8Fh 10Fh 18Ch 192h TMR1H 0Fh OSCON 8Fh 10Fh 192h TMR2 11h ANSEL0 91h PWMCON1 110h 192h TMR2 11h ANSEL0 91h PWMPH2 114h 192h CCPR1H 14h </td <td></td> <td>03h</td> <td>STATUS</td> <td>83h</td> <td></td> <td>103h</td> <td>STATUS</td> <td>183h</td>		03h	STATUS	83h		103h	STATUS	183h										
PORTE O6h TRISB 86h PORTE 106h TRISB 186h PORTC 07h TRISC 87h PORTC 107h TRISC 187h 08h 88h 109h 188h 188h 09h 88h 109h 189h PCLATH 0Ah PCLATH 8Ah PCLATH 10Ah PCLATH 0Ah PCLATH 8Ah PCLATH 10Bh INTCON 18Bh PIR1 0Ch PIE1 8Ch 10Ch 19E1 18Ch 1MR1L 0Eh PCON 8Eh 10Eh 18Dh 18Eh TICON 10h OSCTUNE 90h PWMCON1 110h 190h TMR2 11h ANSEL0 91h PWMCON1 111h 193h TZCON 12h PR2 92h PWMCLK 112h 193h CCPR1L 13h ANSEL1 93h PWMPH1 113h 193h						104h		184h										
PORTC 07h TRISC 87h PORTC 107h TRISC 187h 08h 09h 88h 109h 188h 188h 188h 09h 99h 89h 109h 189h 189h PCLATH 0Ah PCLATH 8Ah PCLATH 18Ah INTCON 0Bh INTCON 8Bh INTCON 10Bh INTCON 0Dh BDh 10Ch PIE1 8Ch 10Ch PIE1 18Ch 0Dh 0Dh 8Eh 10Ch 18Dh 18Eh 18Eh TICON 10h OSCCUNE 90h PWMCON1 110h 190h TICON 10h OSCCUNE 90h PWMCON1 111h 192h TZCON 12h PR2 92h PWMCNON 111h 193h CCPR1L 13h ANSEL1 93h PWMPH2 114h 193h CCPR1H 14h WPUQA 95h CM1CON0	PORTA	05h	TRISA	85h	PORTA	105h	TRISA	185h										
08h 88h 108h 188h 09h 89h 109h 189h PCLATH 0Ah PCLATH 8Ah 109h 189h INTCON 0Bh INTCON 8Bh INTCON 10Bh INTCON PIR1 0Ch PIE1 8Ch 10Ch PIE1 18Ch 0Dh 8Dh 10Dh 18Dh 10Ch PIE1 18Ch TMR1L 0Ch PCON 8Eh 10Ch 18Dh 18Eh TMR1H 0Fh OSCCON 8Fh 10Ch 190h 190h TMR2 11h ANSEL0 91h PWMCON1 111h 191h TZCON 12h PR2 92h PWMCIK 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 113h 193h CCPR1L 14h General 97h 117h 197h 197h MDTCON 18h VPCON 98h CM	PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h										
O9h B9h 109h 189h PCLATH 0Ah PCLATH 8Ah PCLATH 10Ah PIR1 0Ch PIE1 8Ch INTCON 10Bh INTCON ODh BBh INTCON 10Bh INTCON 18Bh TMR1L 0Ch PIE1 8Ch 10Ch PIE1 18Ch TMR1L 0Eh PCON 8Eh 10Dh 18Bh 18Bh TMR1L 0Eh PCON 8Fh 10Ch 18Ch 18Ch TMR1L 0Eh PCON 8Fh 10Ph 18Ch 18Ch TMR2 11h ANSEL0 91h PWMCON1 110h 191h T2CON 12h PR2 92h PWMCLK 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 13h 193h CCPR1H 14h 94h PWMPH2 114h 194h 195h CCPR1H 16h IO	PORTC		TRISC		PORTC		TRISC											
PCLATH OAh PCLATH 8Ah PCLATH 10Ah PCLATH 18Ah INTCON 0Bh INTCON 8Bh INTCON 10Bh INTCON 18Bh ODh 8Dh 10Ch PIE1 8Ch 10Ch PIE1 18Ch ODh 8Dh 10Dh 10Dh 18Bh 10Dh 18Dh TMR1L 0Eh PCON 8Eh 10Eh 10Eh 18Eh TICON 10h OSCCON 8Fh 10Fh 18Eh 18Fh TICON 10h OSCTUNE 90h PWMCON1 110h 190h TMR2 11h ANSEL1 93h PWMCKI 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 114h 193h CCPR1L 13h ANSEL1 93h PWMPH2 114h 193h CCPR1L 14h IOCA 96h 115h 197h 197h WDTCON 18h		08h		88h		108h		188h										
INTCON OBh INTCON 8Bh INTCON 10Bh INTCON 18Bh PIR1 OCh PIE1 8Ch 10Ch PIE1 8Ch ODh Babh 10Dh 10Dh 18Dh TMR1L OEh PCON 8Fh 10Ch PIE1 18Ch TMR1H OFh OSCCON 8Fh 10Eh 10Eh 18Dh TMR2 11h ANSEL0 91h PWMCON1 11Dh 19Dh TZCON 12h PR2 92h PWMCLK 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 113h 193h CCPR1H 14h 10CA 96h 115h 195h 195h CCPR1H 14h EEADR 98h 115h 195h 195h 17h 97h 117h 197h 197h 197h 197h WDTCON 18h REFCON 98h CM1CON0 119h <		09h		89h		109h		189h										
PIR1 OCh PIE1 8Ch 10Ch PIE1 18Ch 0Dh 8Dh 10Dh 10Dh 18Dh 10Dh 18Dh TMR1L 0Fh OSCCON 8Fh 10Fh 18Fh 18Fh TICON 10h OSCCUNE 90h PWMCON1 110h 190h TTCON 10h OSCTUNE 90h PWMCON1 111h 19th TZCON 12h PR2 92h PWMCLK 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 113h 193h CCPR1H 14h 94h PWMPH2 114h 194h CCPR1D 18h IOCA 96h 116h 195h 17h WPUA 95h 115h 195h 195h 18h EEDAT 9Ah CM1CON 11h 194h 19h VRCON 99h CM1CON 11h 195h 19h EEDAT 9A	PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah										
ODh 8Dh 10Dh 18Dh TMR1L 0Eh PCON 8Eh 10Eh 18Dh TMR1H 0Fh OSCCON 8Fh 10Fh 18Eh TMR1H 0Fh OSCCON 8Fh 10Fh 18Eh TIMR1 0Fh OSCCON 8Fh 10Fh 18Eh TIMR2 11h ANSEL0 91h PWMCON1 111h 190h TZCON 12h PR2 92h PWMCLK 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 113h 193h CCPR1H 14h 94h PWMPH2 114h 194h CCPR1D 15h WPUA 95h 117h 197h MDTCON 18h REFCON 98h 118h 198h MDTCON 18h REFCON 98h CM1CON0 11Ah 199h 1Ah EEDAT 9Ah CM2CON1 11Ah 199h <	INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh										
TMR1L OEh PCON 8Eh 10Eh 10Eh 18Eh TMR1H OFh OSCCON 8Fh 10Fh 18Fh T1CON 10h OSCCON 8Fh 10Fh 18Fh T1CON 10h OSCCON 8Fh 10Fh 18Fh TMR2 11h ANSEL0 91h PWMCON 111h 190h TMR2 11h ANSEL0 91h PWMCON 111h 191h TZCON 12h PR2 92h PWMCLK 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 113h 193h CCPR1H 14h 94h PWMPH2 114h 194h CCP1CON 15h WPUA 95h 115h 195h 17h 97h CM1CON0 118h 198h 198h MDTCON 18h REFCON 98h CM1CON0 118h 198h 1Ah EEADR 9Bh	PIR1	0Ch	PIE1	8Ch		10Ch	PIE1	18Ch										
TMR1H OFh OSCCON 8Fh 10Fh 18Fh T1CON 10h OSCTUNE 90h PWMCON1 110h 190h TMR2 11h ANSEL0 91h PWMCON0 111h 190h TZCON 12h PR2 92h PWMCLK 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 113h 193h CCPR1H 14h 94h PWMPH2 114h 194h CCPR1H 16h IOCA 96h 116h 195h 16h IOCA 96h 116h 196h 196h 17h 97h 117h 197h 197h WDTCON 18h REFCON 98h 118h 198h 19h VRCON 99h CM1CON0 119h 199h 10h EEADR 9Bh CM2CON1 11Ah 199h 10h EECON1 9Ch OPA1CON 11Ch 19Ch <		0Dh		8Dh		10Dh		18Dh										
T1CON 10h OSCTUNE 90h PWMCON1 110h 190h TMR2 11h ANSEL0 91h PWMCON0 111h 191h T2CON 12h PR2 92h PWMCLK 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 113h 193h CCPR1H 14h 94h PWMPH2 114h 194h CCP1CON 15h WPUA 95h 115h 195h 16h IOCA 96h 116h 199h 195h 17h 97h 117h 197h 197h WDTCON 18h REFCON 98h 118h 198h 17h 97h 117h 197h 197h WDTCON 18h REFCON 98h 118h 198h 19h VRCON 99h CM1CON0 119h 199h 11Ah EEADR 9Bh CM2CON1 11Ah 19Ch <t< td=""><td>TMR1L</td><td>0Eh</td><td>PCON</td><td>8Eh</td><td></td><td>10Eh</td><td></td><td>18Eh</td></t<>	TMR1L	0Eh	PCON	8Eh		10Eh		18Eh										
TMR2 11h ANSEL0 91h PWMCON0 111h 191h TZCON 12h PR2 92h PWMCLK 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 113h 192h CCPR1H 14h 94h PWMPH2 114h 194h CCPR1D 15h WPUA 95h 115h 193h 16h IOCA 96h 116h 196h 196h 17h 97h 117h 197h 197h WDTCON 18h REFCON 98h CM1CON0 119h 198h 19h VRCON 99h CM1CON0 119h 199h 198h 10h EECON1 9Ch OPA1CON 11Ah 192h 10h EECON2 ⁽¹⁾ 9Dh OPA2CON 11Dh 19Ch ADRESH 1Eh ADRESL 9Eh 11Eh 19Ch 19Ch ADCON0 1Fh ADCON1 9Fh <td>TMR1H</td> <td>0Fh</td> <td>OSCCON</td> <td>8Fh</td> <td></td> <td>10Fh</td> <td></td> <td>18Fh</td>	TMR1H	0Fh	OSCCON	8Fh		10Fh		18Fh										
T2CON 12h PR2 92h PWMCLK 112h 192h CCPR1L 13h ANSEL1 93h PWMPH1 113h 193h CCPR1H 14h 94h PWMPH2 114h 194h CCP1CON 15h WPUA 95h 115h 195h 16h IOCA 96h 116h 196h 17h 97h 117h 197h WDTCON 18h REFCON 98h 118h 199h 19h VRCON 99h CM1CON0 119h 199h 1Ah EEDAT 9Ah CM2CON0 11Ah 199h 1Ah EEDAT 9Ah CM2CON1 11Bh 199h 1Ah EEON1 9Ch OPA1CON 11Ch 192h 1Bh EECON2(1) 9Ch OPA1CON 11Ch 19Ch 1Dh EECON2(1) 9Ch OPA2CON 11Dh 19Dh 20h General A0h	T1CON	10h	OSCTUNE	90h	PWMCON1	110h		190h										
CCPR1L 13h ANSEL1 93h PWMPH1 113h 193h CCPR1H 14h 94h PWMPH2 114h 194h CCP1CON 15h WPUA 95h 115h 195h 16h IOCA 96h 116h 196h 17h 97h 117h 197h WDTCON 18h REFCON 98h 118h 198h 19h VRCON 99h CM1CON0 119h 199h 14h EEDAT 9Ah CM2CON0 11Ah 199h 1Ah EEDAT 9Ah CM2CON0 11Ah 199h 1Ah EEDAT 9Ah CM2CON1 11Bh 199h 1Ch EECON2(1) 9Ch OPA1CON 11Ch 19Ch 1Dh EECON2(1) 9Dh OPA2CON 11Dh 19Dh ADCON0 1Fh ADCON1 9Fh 11Fh 19Fh 20h General A0h 120h	TMR2	11h	ANSEL0	91h	PWMCON0	111h		191h										
CCPR1H 14h 94h PWMPH2 114h 194h CCP1CON 15h WPUA 95h 115h 195h 16h IOCA 96h 115h 195h 195h 17h 97h 117h 197h 197h WDTCON 18h REFCON 98h 118h 199h 19h VRCON 99h CM1CON0 119h 199h 1Ah EEDAT 9Ah CM2CON0 11Ah 199h 1Ah EEOAT 9Ah CM2CON0 11Ah 199h 1Bh EEADR 9Bh CM2CON1 11Bh 199h 1Ch EECON1 9Ch OPA1CON 11Ch 19Ch 1Dh EECON2 ⁽¹⁾ 9Dh OPA2CON 11Dh 19Dh ADCON0 1Fh ADCON1 9Fh 11Fh 19Eh ADCON 1Fh ADCON1 9Fh 120h 1AOh Purpose Register Ch	T2CON	12h	PR2	92h	PWMCLK	112h		192h										
CCP1CON 15h WPUA 95h 115h 115h 195h 16h IOCA 96h 116h 116h 196h 17h 97h 117h 197h 197h WDTCON 18h REFCON 98h 118h 198h 19h VRCON 99h CM1CON0 119h 199h 1Ah EEDAT 9Ah CM2CON0 11Ah 198h 1Bh EEADR 9Bh CM2CON1 11Bh 198h 1Ch EECON1 9Ch OPA1CON 11Ch 19Ch 1Dh EECON2 ⁽¹⁾ 9Dh OPA2CON 11Dh 19Dh ADRESH 1Eh ADRESL 9Eh 11Eh 19Eh ADCON0 1Fh ADCON1 9Fh 11Fh 19Ch Qeneral Purpose Register Coh 120h 1A0h 96 Bytes 6Fh accesses F0h accesses 170h accesses 1Foh	CCPR1L	13h	ANSEL1	93h	PWMPH1	113h	-	193h										
I6h IOCA 96h I16h 116h 196h 17h 97h 117h 197h WDTCON 18h REFCON 98h 118h 198h 19h VRCON 99h CM1CON0 119h 199h 1Ah EEDAT 9Ah CM2CON0 11Ah 199h 1Ah EEADR 9Bh CM2CON1 11Bh 199h 1Ch EECON1 9Ch OPA1CON 11Ch 19Ch 1Dh EECON2 ⁽¹⁾ 9Dh OPA2CON 11Dh 19Dh ADRESH 1Eh ADRESL 9Eh 11Eh 19Fh ADCON0 1Fh ADCON1 9Fh 11Fh 19Fh 20h General A0h 120h 1A0h 19Fh 96 Bytes 6Fh Coh EFh 16Fh 1Fh 96 Bytes 6Fh EFh 16Fh 1EFh 1Fh 96 Bytes 6Fh Bank 0 FFh	CCPR1H	14h		94h	PWMPH2	114h		194h										
17h 97h 117h 197h WDTCON 18h REFCON 98h 118h 198h 19h VRCON 99h CM1CON0 119h 199h 18h EEDAT 9Ah CM2CON0 11Ah 199h 18h EEDAT 9Ah CM2CON0 11Ah 19Ah 18h EEADR 9Bh CM2CON1 11Bh 19Ah 10h EECON1 9Ch OPA1CON 11Ch 19Ch 10h EECON2 ⁽¹⁾ 9Dh OPA2CON 11Dh 19Dh ADRESH 1Eh ADRESL 9Eh 11Eh 19Eh ADCON0 1Fh ADCON1 9Fh 11Fh 19Fh 20h General A0h 120h 1A0h 140h Purpose Register Coh 120h 1A0h 140h 96 Bytes 6Fh accesses F0h accesses 170h accesses 1F0h Bank 0	CCP1CON	15h	WPUA	95h		115h		195h										
WDTCON 18h REFCON 98h 118h 19h 19h 19h 19h VRCON 99h CM1CON0 119h 199h 1Ah EEDAT 9Ah CM2CON0 11Ah 199h 1Bh EEADR 9Bh CM2CON0 11Ah 199h 1Ch EECON1 9Ch OPA1CON 11Ch 19Bh 1Dh EECON2 ⁽¹⁾ 9Dh OPA2CON 11Dh 19Dh ADRESH 1Eh ADRESL 9Eh 11Eh 19Eh ADCON0 1Fh ADCON1 9Fh 11Fh 19Fh 20h General A0h 120h 1A0h 19Fh 96 Bytes 6Fh C0h EFh 16Fh 1EFh 96 Bytes 6Fh accesses F0h accesses 170h accesses 1FOh 96 Bytes 6Fh Bank 0 FFh Bank 0 17Fh Bank 0 1FFh Bank 0 Bank 1		16h	IOCA	96h		116h	-	196h										
19hVRCON99hCM1CON0119h19h199h1AhEEDAT9AhCM2CON011Ah19Ah1BhEEADR9BhCM2CON111Bh19Bh1ChEECON19ChOPA1CON11Ch19Ch1DhEECON2(1)9DhOPA2CON11Dh19DhADRESH1EhADRESL9Eh11Eh19EhADCON01FhADCON19Fh11Fh19Fh20hGeneral Purpose RegisterA0h120h14Ah96 Bytes6Fh 70haccesses Bank 0FOh FFhaccesses Bank 0170haccesses Bank 21Fh Bank 0		17h	-	97h		117h	-	197h										
1AhEEDAT9AhCM2CON011Ah19Ah1BhEEADR9BhCM2CON111Bh19Bh1ChEECON19ChOPA1CON11Ch19Ch1DhEECON2 ⁽¹⁾ 9DhOPA2CON11Dh19DhADRESH1EhADRESL9Eh11Eh19EhADCON01FhADCON19Fh11Fh19FhADCON01FhADCON19Fh11Fh19Ph20hGeneral Purpose RegisterA0h120h1A0h96 Bytes6Fh 70haccesses Bank 0FFh16Fh Bank 017Fhaccesses Bank 2170h Bank 3	WDTCON	18h	REFCON	98h		118h	-	198h										
1BhEEADR9BhCM2CON111Bh19Bh1ChEECON19ChOPA1CON11Ch19Ch1DhEECON2 ⁽¹⁾ 9DhOPA2CON11Dh19DhADRESH1EhADRESL9Eh11Eh19EhADCON01FhADCON19Fh11Fh19Fh20hGeneral Purpose RegisterA0h120h1A0h96 Bytes6Fh 7Fh32 BytesBFh C0h16Fh16Fh Bank 01EFhBank 0FFhBank 017FhBank 01FhBank 0Bank 1Bank 2Bank 316FhBank 3		19h	VRCON	99h	CM1CON0	119h	-	199h										
1ChEECON19ChOPA1CON11Ch19Ch1DhEECON2(1)9DhOPA2CON11Dh19DhADRESH1EhADRESL9Eh11Eh19EhADCON01FhADCON19Fh11Fh19Fh20hGeneral Purpose RegisterA0h120h120h96 Bytes6Fh 70h 7Fh32 BytesBFh C0h16Fh Bank 016Fh 17Fh1EFh Bank 0Bank 0FFhBank 2Bank 3		1Ah	EEDAT	9Ah	CM2CON0	11Ah	-	19Ah										
IDhEECON2(1)9DhOPA2CON11DhImage: state of the st		1Bh	EEADR	9Bh	CM2CON1	11Bh	-	19Bh										
ADRESH1EhADRESL9Eh11Eh11Eh19EhADCON01FhADCON19Fh11Fh11Fh19Fh20hGeneral Purpose RegisterA0h120h120h1A0hPurpose Register32 BytesBFh C0h16Fh16Fh1EFh96 Bytes6Fh 70h 7Fhaccesses Bank 0FFhaccesses Bank 0170haccesses Bank 21FhBank 0Bank 1Bank 2Bank 3Bank 3170haccesses Bank 31Fh		1Ch	EECON1	9Ch	OPA1CON	11Ch	-	19Ch										
ADCON01FhADCON19Fh11Fh19Fh20hGeneral Purpose RegisterA0h120h120h1A0hGeneral Purpose Register32 BytesBFh C0h120h140h1A0h96 Bytes6Fh 70h 7FhGaccesses Bank 0FPh FFh16Fh Bank 01EFh 170h 17Fh1EFh Bank 016Fh 17Fh1EFh Bank 0		1Dh	EECON2 ⁽¹⁾	9Dh	OPA2CON	11Dh	-	19Dh										
20hGeneral Purpose RegisterA0h120h1A0hGeneral Purpose Register32 BytesBFh C0h1196 Bytes6Fh 70h 7FhEFh Bank 016Fh 176h16Fh accesses Bank 016Fh 170h 17Fh1EFh Bank 0Bank 0Bank 1Bank 2Bank 3	ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh										
20hGeneral Purpose RegisterA0h120h1A0h96 Bytes6Fh 70h32 BytesBFh C0h16Fh1EFh96 Bytes6Fh 70haccesses Bank 0FFh16Fh1EFh96 Bytes6Fh 7FhBank 0FFhBank 017Dhaccesses Bank 01Fh	ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh										
General Purpose RegisterRegisterImage: second secon																		
General Purpose Register32 BytesBFh C0hImage: Constraint of the second se			Purpose															
Purpose Register32 BytesBFh C0hImage: Constraint of the constraint of			Register															
RegisterC0hI6Fh16Fh96 Bytes6FhEFh16Fh1EFh70haccessesF0haccesses170haccesses7FhBank 0FFhBank 017FhBank 01FFhBank 0Bank 1Bank 2Bank 3Bank 3			22 Dutes	DEP														
96 Bytes6Fh 70h 7FhEFh16Fh1EFh70h 7Fhaccesses Bank 0F0h FFhaccesses Bank 0170h 17Fhaccesses Bank 01FhBank 0Bank 1Bank 2Bank 3	•		32 Bytes															
70h 7Fhaccesses Bank 0F0h FFhaccesses Bank 0170h 17Fhaccesses Bank 01F0h 1FFhBank 0Bank 1Bank 2Bank 3	Register			CUN														
70h 7Fhaccesses Bank 0F0h FFhaccesses Bank 0170h 17Fhaccesses Bank 01F0h 1FFhBank 0Bank 1Bank 2Bank 3	96 Bytes	6Fh		EFh		16Fh		1EFh										
7FhBank 0FFhBank 017FhBank 01FFhBank 0Bank 1Bank 2Bank 3			accesses		accesses		accesses											
Bank 0 Bank 1 Bank 2 Bank 3																		
	Bank 0]	Bank 1]	Bank 2		Bank 3											
		montedd					Lainto											



Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page	
Bank 0												
00h	INDF	Addressing	this location u	uses contents	s of FSR to a	iddress data r	memory (not	a physical re	gister)	xxxx xxxx	22,114	
01h	TMR0	Timer0 Mod	ule's Registe	r						xxxx xxxx	49,114	
02h	PCL	Program Co	unter's (PC)	Least Signific	cant Byte	_	_			0000 0000	21,114	
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	15,114	
04h	FSR	Indirect Data	a Memory Ad	dress Pointe	r					XXXX XXXX	22,114	
05h	PORTA ⁽¹⁾	—		RA5	RA4	RA3	RA2	RA1	RA0	x0 x000	35,114	
06h	PORTB ⁽¹⁾	RB7	RB6	RB5	RB4	-		_	_	xx00	42,114	
07h	PORTC ⁽¹⁾	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	00xx 0000	45,114	
08h	—	Unimplemen	nted							—	—	
09h	—	Unimplemen	nted							—	_	
0Ah	PCLATH	—	-	_	Write Buffe	r for Upper 5	bits of Progra	am Counter		0 0000	21,114	
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	17,114	
0Ch	PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	19,114	
0Dh	—	Unimplemen	nted							—	_	
0Eh	TMR1L	Holding Reg	ister for the L	_east Signific	ant Byte of t	he 16-bit TMF	R1			xxxx xxxx	52,114	
0Fh	TMR1H	Holding Reg	Holding Register for the Most Significant Byte of the 16-bit TMR1							xxxx xxxx	52,114	
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	53,114	
11h	TMR2	Timer2 Mod	ule Register	•	•			•	•	0000 0000	55,114	
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	55,114	
13h	CCPR1L	Capture/Cor	mpare/PWM I	Register1 Lo	w Byte					xxxx xxxx	58,114	
14h	CCPR1H	Capture/Cor	npare/PWM	Register1 Hig	gh Byte					xxxx xxxx	58,114	
15h	CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	58,114	
16h	_	Unimplemen	nted	•	•	•		•	•	_	_	
17h	_	Unimplemer	nted							_	_	
18h	WDTCON	_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	122,114	
19h	_	Unimplemen	nted		•	1		1	1	_	_	
1Ah	_	Unimplemer	nted		_							
1Bh	-	Unimplemen	implemented –									
1Ch	-	Unimplemen	implemented —									
1Dh	-	Unimplemen	nted							_	_	
1Eh	ADRESH	Most Signific	cant 8 bits of		xxxx xxxx	81,114						
1Fh	ADCON0	ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	83,114	

TABLE 2-2: PIC16F785/HV785 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0

 Legend:
 - = Unimplemented locations read as '0', u = unchanged, x = unknown, g = value depends on condition, shaded = unimplemented

 Note
 1:
 Port pins with analog functions controlled by the ANSEL0 and ANSEL1 registers will read '0' immediately after a Reset even though the data latches are either undefined (POR) or unchanged (other Resets).

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank 1											
80h	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (no	ot a physical	register)	XXXX XXXX	22,114
81h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17,114
82h	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	21,114
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	15,114
84h	FSR	Indirect Dat	a Memory Ad	ddress Pointe	er					XXXX XXXX	22,114
85h	TRISA	-	TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0						11 1111	35,114	
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	1111	42,114
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	45,114
88h	—	Unimpleme	nted							—	
89h	—	Unimpleme	nted							—	
8Ah	PCLATH	_	_	—	Write Buffe	er for Upper 5	bits of Prog	ram Counter		0 0000	21,114
8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 000x	17,114
8Ch	PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	18,114
8Dh	—	Unimpleme	nted				•	•	•	_	_
8Eh	PCON	_	_	_	SBOREN	_	_	POR	BOR	1qq	20,114
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS ⁽¹⁾	HTS	LTS	SCS	-110 q000	33,114
90h	OSCTUNE	_	_	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	28,114
91h	ANSEL0	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	82,114
92h	PR2	Timer2 Mod	lule Period R	egister	•		•	•	•	1111 1111	55,114
93h	ANSEL1	_	_	_	_	ANS11	ANS10	ANS9	ANS8	1111	82,114
94h	—	Unimpleme	nted			•	•	•	•	_	_
95h	WPUA	_	_	WPUA5	WPUA4	WPUA3 ⁽²⁾	WPUA2	WPUA1	WPUA0	11 1111	36,114
96h	IOCA	_	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	37,114
97h	—	Unimpleme	nted		•		•	•	•	_	_
98h	REFCON	_	_	BGST	VRBB	VREN	VROE	CVROE	_	00 000-	73,114
99h	VRCON	C1VREN	C2VREN	VRR	—	VR3	VR2	VR1	VR0	000- 0000	72,114
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	103,114
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	103,114
9Ch	EECON1	—	—	—	—	WRERR	WREN	WR	RD	x000	104,114
9Dh	EECON2	EEPROM C	Control Regis	•		104,114					
9Eh	ADRESL	Least Signif	icant 2 bits o	f the left just	ified A/D res	ult or 8 bits c	of the right just	stified result		xxxx xxxx	81,114
9Fh	ADCON1	_	ADCS2	ADCS1	ADCS0	—	_	—	—	-000	84,114

TABLE 2-3: PIC16F785/HV785 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Legend: - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Note

Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled, otherwise this bit resets to '1'. 1:

2: RA3 pull-up is enabled when MCLRE is '1' in Configuration Word.



Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank 2	_	_									
100h	INDF	Addressing	this location	uses contents	s of FSR to a	ddress data r	memory (not	a physical re	gister)	xxxx xxxx	22,114
101h	TMR0	Timer0 Mod	ule's Registe	r						XXXX XXXX	49,114
102h	PCL	Program Co	unter's (PC)	Least Signific	cant Byte					0000 0000	21,114
103h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	15,114
104h	FSR	Indirect Data	a Memory Ad	dress Pointe	r					XXXX XXXX	22,114
105h	PORTA ⁽¹⁾	_	_	RA5	RA4	RA3	RA2	RA1	RA0	x0 x000	35,114
106h	PORTB ⁽¹⁾	RB7	RB6	RB5	RB4	_	_	_	_	xx00	42,114
107h	PORTC ⁽¹⁾	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	00xx 0000	45,114
108h	—	Unimplemer	nted							_	_
109h	—	Unimplemen	nted							—	_
10Ah	PCLATH	_	—	—	Write Buffer	for Upper 5	bits of Progra	am Counter		0 0000	21,114
10Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	17,114
10Ch	—	Unimplemen	nted							—	_
10Dh	—	Unimplemen	nted							—	—
10Eh	_	Unimplemen	nted							—	_
10Fh	_	Unimplemen	nted							—	_
110h	PWMCON1	_	COMOD1	COMOD0	CMDLY4	CMDLY3	CMDLY2	CMDLY1	CMDLY0	-000 0000	101,114
111h	PWMCON0	PRSEN	PASEN	BLANK2	BLANK1	SYNC1	SYNC0	PH2EN	PH1EN	0000 0000	93,114
112h	PWMCLK	PWMASE	PWMP1	PWMP0	PER4	PER3	PER2	PER1	PER0	0000 0000	94,114
113h	PWMPH1	POL	C2EN	C1EN	PH4	PH3	PH2	PH1	PH0	0000 0000	95,114
114h	PWMPH2	POL	C2EN	C1EN	PH4	PH3	PH2	PH1	PH0	0000 0000	96,114
115h	—	Unimplemen	nted							—	_
116h	_	Unimplemen	nted							—	_
117h	_	Unimplemer	nted							_	_
118h	_	Unimplemer	nted							_	_
119h	CM1CON0	C1ON	C1OUT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	0000 0000	65,114
11Ah	CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	0000 0000	67,114
11Bh	CM2CON1	MC1OUT	MC2OUT	—	—	—	—	T1GSS	C2SYNC	0010	68,114
11Ch	OPA1CON	OPAON	—	—	—	—	—	—	—	0	76,114
11Dh	OPA2CON	OPAON	—	—	—	—	—	—	_	0	76,114
11Eh	—	Unimplemen	nted							—	_
11Fh	_	Unimplemer	nted							_	_

TABLE 2-4: PIC16F785/HV785 SPECIAL FUNCTION REGISTERS SUMMARY BANK 2

Legend: Note 1:

- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
 Port pins with analog functions controlled by the ANSEL0 and ANSEL1 registers will read '0' immediately after a Reset even though the data latches are either undefined (POR) or unchanged (other Resets).

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank 3											
180h	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (no	ot a physical	register)	xxxx xxxx	22,114
181h	OPTION_RE G	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17,114
182h	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	21,114
183h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	15,114
184h	FSR	Indirect Dat	lirect Data Memory Address Pointer								22,114
185h	TRISA	-	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	36,114
186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	1111	42,114
187h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	45,114
188h	_	Unimpleme	nted							_	_
189h	_	Unimpleme	nted							_	
18Ah	PCLATH	_	_	_	Write Buffe	r for Upper 5	bits of Prog	ram Counter		0 0000	21,114
18Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	17,114
18Ch	_	Unimpleme	nted							_	_
18Dh	_	Unimpleme	nted							_	_
18Eh	_	Unimpleme	nted							_	_
18Fh	_	Unimpleme	nted							_	_
190h	_	Unimpleme	nted							_	_
191h	_	Unimpleme	nted							_	_
192h	_	Unimpleme	nted							I _	_
193h	_	Unimpleme	nted							I _	_
194h	_	Unimpleme	nted							I _	_
195h	_	Unimpleme	nted							I _	_
196h	_	Unimpleme	nted							I _	_
197h	_	Unimpleme								I _	_
198h	_	Unimpleme	nted							<u> </u>	
199h	_	Unimpleme								I _	_
19Ah	_	Unimpleme	•								—
19Bh	_	Unimpleme	•								_
19Ch	_	Unimpleme								_	_
19Dh	_	Unimpleme								_	_
19Eh	_	Unimpleme			_	_					
19Fh	_	Unimpleme								_	

TABLE 2-5: PIC16F785/HV785 SPECIAL FUNCTION REGISTERS SUMMARY BANK 3

Legend:

- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

2.2.2.1 STATUS Register

The STATUS register contains arithmetic status of the ALU, the Reset status and the bank select bits for data memory (SRAM).

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see Section 17.0 "Instruction Set Summary".

The C and DC bits operate as a Borrow Note: and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1: STATUS: STATUS REGISTER

R/W-0	0 R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾
bit 7					÷		bit 0
Legend:							
R = Readable bit		W = Writable b	oit	U = Unimple	emented bit, rea	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unknown	
bit 7	-	er Bank Select bi 3 (100h-1FFh) I (00h-FFh)	t (used for In	direct address	sing)		
bit 6-5	11 = Bank 3 10 = Bank 2 01 = Bank 1	RP<1:0>: Register Bank Select bits (used for Direct addressing) 11 = Bank 3 (180h-1FFh) 10 = Bank 2 (100h-17Fh) 01 = Bank 1 (80h-FFh) 00 = Bank 0 (00h-7Fh)					
bit 4	1 = After pov	TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred					
bit 3	1 = After pov	PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction					
bit 2	Z: Zero bit 1 = The resu	-					
bit 1	DC: Digit Ca 1 = A carry-o	arry/Borrow bit (A but from the 4th I -out from the 4th	DDWF, ADDL	W,SUBLW,SUE of the result o	BWF instructions)	j(1)	
bit 0	1 = A carry-o	C: Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾ 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred					
Note 1:	For Borrow, the p second operand. bit of the source r	For rotate (RRF, I					

2.2.2.2 OPTION_REG Register

The Option register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RA2/INT interrupt, the TMR0 and the weak pull-ups on PORTA.

Note:	To achieve a 1:1 prescaler assignment for
	TMR0, assign the prescaler to the WDT by
	setting PSA bit to '1' in the OPTION Reg-
	ister. See Section 5.4 "Prescaler".

REGISTER 2-2: OPTION_REG: OPTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RAPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7	•			•			bit 0

Legend:								
R = Reada	ble bit	VV = V	Vritable bit	U = Unimplemented b	it, read as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown			
bit 7	RAPU: F	PORTA Pull-	up Enable bi					
	1 = POR	TA pull-ups	are disabled	by individual port latch values in	WPUA register			
bit 6 INTEDG: Interrupt Edge Select bit				t .	-			
		 1 = Interrupt on rising edge of RA2/AN2/T0CKI/INT/C1OUT pin 0 = Interrupt on falling edge of RA2/AN2/T0CKI/INT/C1OUT pin 						
bit 5 TOCS: TMR0 Clock Source Select bit								
		1 = Transition on RA2/AN2/T0CKI/INT/C1OUT pin0 = Internal instruction cycle clock (CLKOUT)						
bit 4 TOSE: 7		TMR0 Source Edge Select bit						
	 1 = Increment on high-to-low transition on RA2/AN2/T0CKI/INT/C1OUT pin 0 = Increment on low-to-high transition on RA2/AN2/T0CKI/INT/C1OUT pin 							
bit 3	PSA: Pro	escaler Assi	gnment bit					
	 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module 							
bit 2-0	PS<2:0>	: Prescaler	Rate Select I	its				
		Bit Value	TMR0 Rate	WDT Rate ⁽¹⁾				
		000 001 010 011 100 101 110 111	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128				

Note 1: A dedicated 16-bit WDT postscaler is available for the PIC16F785/HV785. See Section 15.5 "Watchdog Timer (WDT)" for more information.

2.2.2.3 INTCON Register

The Interrupt Control register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, PORTA change and external RA2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE bit of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER

					R/W-0	R/W-x
GIE P	EIE TOIE	INTE	RAIE ⁽¹⁾	T0IF ⁽²⁾	INTF	RAIF
bit 7						bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit
	1 = Enables all unmasked peripheral interrupts
	0 = Disables all peripheral interrupts
bit 5	TOIE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 interrupt
	0 = Disables the TMR0 interrupt
bit 4	INTE: RA2/AN2/T0CKI/INT/C1OUT External Interrupt Enable bit
	1 = Enables the RA2/AN2/T0CKI/INT/C1OUT external interrupt
	0 = Disables the RA2/AN2/T0CKI/INT/C1OUT external interrupt
bit 3	RAIE: PORTA Change Interrupt Enable bit ⁽¹⁾
	1 = Enables the PORTA change interrupt
	0 = Disables the PORTA change interrupt
bit 2	T0IF: TMR0 Overflow Interrupt Flag bit ⁽²⁾
	1 = TMR0 register has overflowed (must be cleared in software)
	0 = TMR0 register did not overflow
bit 1	INTF: RA2/AN2/T0CKI/INT/C1OUT External Interrupt Flag bit
	1 = The RA2/AN2/T0CKI/INT/C1OUT external interrupt occurred (must be cleared in software)
1 1 0	0 = The RA2/AN2/T0CKI/INT/C1OUT external interrupt did not occur
bit 0	RAIF: PORTA Change Interrupt Flag bit
	1 = When at least one of the PORTA <5:0> pins changed state (must be cleared in software)
	0 = None of the PORTA <5:0> pins have changed state
Note 1:	IOCA register must also be enabled.
2:	TOLE bit is set when Timer0 rolls over Timer0 is unchanged on Reset and should be initialized before clear-

2: T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before clearing T0IF bit.

2.2.2.4 PIE1 Register

The Peripheral Interrupt Enable Register 1 contains the interrupt enable bits, as shown in Register 2-4.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE
bit 7							bit 0

R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 7	1 = Enab	EWrite Complete Interrupt En les the EE write complete in ples the EE write complete in	terrupt		
bit 6	ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt				
bit 5	1 = Enab	CCP1 Interrupt Enable bit les the CCP1 interrupt bles the CCP1 interrupt			
bit 4	1 = Enab	mparator 2 Interrupt Enable les the Comparator 2 interru bles the Comparator 2 interru	pt		
bit 3	C1IE: Comparator 1 Interrupt Enable bit 1 = Enables the Comparator 1 interrupt 0 = Disables the Comparator 1 interrupt				
bit 2	OSFIE: Oscillator Fail Interrupt Enable bit 1 = Enables the Oscillator Fail interrupt 0 = Disables the Oscillator Fail interrupt				
bit 1	TMR2IE: Timer2 to PR2 Match Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt				
bit 0	1 = Enab	Timer1 Overflow Interrupt E les the Timer1 overflow inter bles the Timer1 overflow inte	rupt		

2.2.2.5 PIR1 Register

The Peripheral Interrupt Register 1 contains the interrupt flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE, in the INTCON Register). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT REGISTER 1

		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	EEIF: EEPROM Write Operation Interrupt Flag bit 1 = The write operation completed (must be cleared in software) 0 = The write operation has not completed or has not been started
bit 6	ADIF: A/D Interrupt Flag bit 1 = A/D conversion complete 0 = A/D conversion has not completed or has not been started
bit 5	CCP1IF: CCP1 Interrupt Flag bit <u>Capture mode</u> : 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare mode</u> : 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM mode</u> : Unused in this mode
bit 4	C2IF: Comparator 2 Interrupt Flag bit 1 = Comparator 2 output has changed (must be cleared in software) 0 = Comparator 2 output has not changed
bit 3	 C1IF: Comparator 1 Interrupt Flag bit 1 = Comparator 1 output has changed (must be cleared in software) 0 = Comparator 1 output has not changed
bit 2	OSFIF: Oscillator Fail Interrupt Flag bit 1 = System oscillator failed, clock input has changed to INTOSC (must be cleared in software) 0 = System clock operating
bit 1	TMR2IF: Timer2 to PR2 Match Interrupt Flag bit 1 = Timer2 to PR2 match occurred (must be cleared in software) 0 = Timer2 to PR2 match has not occurred
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit 1 = Timer1 register overflowed (must be cleared in software) 0 = Timer1 has not overflowed

2.2.2.6 PCON Register

The Power Control register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Timer (WDT) Reset (WDT) and an external MCLR Reset.

REGISTER 2-6: PCON: POWER CONTROL REGISTER

U-0	U-0	U-0	R/W-1	U-0	U-0	R/W-0	R/W-x			
	_	—		SBOREN ⁽¹⁾		_	POR			
bit 7						bit 0				
Legend:										
R = Readable I	oit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 7-5 bit 4 bit 3-2 bit 1	bit 4 SBOREN: Software BOR Enable bit ⁽¹⁾ 1 = BOR enabled 0 = BOR disabled bit 3-2 Unimplemented: Read as '0'									
bit 0	 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) BOR: Brown-out Reset Status bit 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) 									

Note 1: BOREN<1:0> = 01 in Configuration Word for this bit to control the $\overline{\text{BOR}}$.

2.3 PCL and PCLATH

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The program counter is 13 bits wide. The low byte is called the PCL register. The PCL register is readable and writable. The high byte of the PC Register is called the PCH register. This register contains PC<12:8> bits which are not directly readable or writable. All updates to the PCH register goes through the PCLATH register.

On any Reset, the PC is cleared. Figure 2-3 shows the two situations for loading the PC. The upper example of Figure 2-3 shows how the PC is loaded on a write to PCL in the PCLATH Register \rightarrow PCH. The lower example of Figure 2-3 shows how the PC is loaded during a CALL or GOTO instruction in the PCLATH Register \rightarrow PCH).

2.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<12:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 5 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 13 bits of the program counter will change to the values contained in the PCLATH register.


A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). Care should be exercised when jumping into a look-up table or program branch table (computed GOTO) by modifying the PCL register. Assuming that PCLATH is set to the table start address, if the table length is greater than 255 instructions or if the lower 8 bits of the memory address rolls over from 0xFF to 0x00 in the middle of the table, then PCLATH must be incremented for each address rollover that occurs between the table beginning and the target location within the table.

For more information refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

2.3.2 PROGRAM MEMORY PAGING

The CALL and GOTO instructions provide 11 bits of address to allow branching within any 2K program memory page. When using a CALL or GOTO instruction, the Most Significant bits of the address are provided by PCLATH<4:3> (page select bits). When using a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired destination program memory page is addressed. When the CALL instruction (or interrupt) is executed, the entire 13-bit PC return address is PUSHed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the RETURN or RETFIE instructions (which POPs the address from the stack).

FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.3 STACK

The PIC16F785/HV785 family has an 8-level deep x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW OR RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

- Note 1: There are no Status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR and the IRP bit in the STATUS Register, as shown in Figure 2-4.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1: INDIRECT ADDRESSING

	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	;clear INDF register
	INCF	FSR	;increment pointer
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CONTI	INUE		;yes continue

FIGURE 2-4: DIRECT/INDIRECT ADDRESSING PIC16F785/HV785



3.0 CLOCK SOURCES

3.1 Overview

The PIC16F785/HV785 has a wide variety of clock sources and selection features to allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 3-1 illustrates a block diagram of the PIC16F785/HV785 clock sources.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal via software.
- Two-Speed Clock Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch to the internal oscillator.

The PIC16F785/HV785 can be configured in one of eight clock modes.

- 1. EC External clock with I/O on RA4.
- LP 32.768 kHz Watch Crystal or Ceramic Resonator Oscillator mode.
- XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- 4. HS High Gain Crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC) with FOSC/4 output on RA4
- RCIO External Resistor-Capacitor with I/O on RA4.
- 7. INTOSC Internal Oscillator with Fosc/4 output on RA4 and I/O on RA5.
- 8. INTOSCIO Internal Oscillator with I/O on RA4 and RA5.

Clock Source modes are configured by the FOSC<2:0> bits in the Configuration Word (see **Section 15.0 "Special Features of the CPU"**). Once the PIC16F785/HV785 is programmed and the Clock Source mode configured, it cannot be changed in the software.




FIGURE 3-1: PIC16F785/HV785 CLOCK SOURCE BLOCK DIAGRAM

3.2 Clock Source Modes

Clock Source modes can be classified as external or internal.

- External Clock modes rely on external circuitry for the clock source. Examples are oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT, and HS modes) and resistorcapacitor (RC mode) circuits.
- Internal clock sources are contained internally within the PIC16F785/HV785. The PIC16F785/ HV785 has two internal oscillators; the 8 MHz High-frequency Internal Oscillator (HFINTOSC) and 31 kHz Low-frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit (see **Section 3.5 "Clock Switching**").

3.3 External Clock Modes

3.3.1 OSCILLATOR START-UP TIMER (OST)

When the PIC16F785/HV785 is configured for any of the Crystal Oscillator modes (LP, XT or HS), the Oscillator Start-up Timer (OST) is enabled, which extends the Reset period to allow the oscillator additional time to stabilize. The OST counts 1024 clock periods present on the OSC1 pin following a Power-on Reset (POR), a wake from Sleep, or when the Power-up Timer (PWRT) has expired (if the PWRT is enabled). During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the PIC16F785/HV785. Table 3-1 shows examples where the oscillator delay is invoked.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 3.6 "Two-Speed Clock Start-up Mode").

Switch From	Switch To	Frequency	Oscillator Delay	Comments
Sleep/POR	INTRC INTOSC	31 kHz 125 kHz-8 MHz	5 μs-10 μs (approx.) CPU Start-up ⁽¹⁾	Following a wake-up from Sleep mode or POR, CPU start-up is invoked to allow the
Sleep	EC, RC	DC – 20 MHz		CPU to become ready for code execution.
LFINTOSC (31 kHz)	EC, RC	DC – 20 MHz		
Sleep/POR	LP, XT, HS	31 kHz-20 MHz	1024 Clock Cycles (OST)	
LFINTOSC (31 kHz)	INTOSC	125 kHz-8 MHz	1 μs (approx.)	

TABLE 3-1:OSCILLATOR DELAY EXAMPLES

Note 1: The 5 µs-10 µs start-up delay is based on a 1 MHz System Clock.


3.3.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to OSC1 pin and the RA4 pin is available for general purpose I/O. Figure 3-2 shows the pin connections for EC mode.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC16F785/HV785 design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 3-2:

EXTERNAL CLOCK (EC) MODE OPERATION



3.3.3 LP, XT, HS MODES

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to the OSC1 and OSC2 pins (Figure 3-1). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.


LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is best suited to drive resonators with a low drive level specification, for example, tuning fork type crystals.

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification, for example, AT-cut quartz crystal resonators.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting, for example, AT-cut quartz crystal resonators or ceramic resonators.

Figure 3-3 and Figure 3-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

FIGURE 3-3: QUARTZ CRYSTAL OPERATION (LP, XT OR



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

FIGURE 3-4:




TABLE 3-2: CERAMIC RESONATORS

Mode	Freq.	OSC1 (C1)	OSC2 (C2)
XT	455 kHz	68-100 pF	68-100 pF
	2.0 MHz	15-68 pF	15-68 pF
HS	4.0 MHz	10-68 pF	10-68 pF
	8.0 MHz	15-68 pF	15-68 pF
	16.0 MHz	10-22 pF	10-22 pF

Note: These values are for design guidance only. See notes following this table.

TABLE 3-3:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.	Cap. Range C1	Cap. Range C2	
LP	32 kHz	15-33 pF	15-33 pF	
XT	200 kHz	47-68 pF	47-68 pF	
	1 MHz	15-33 pF	15-33 pF	
	4 MHz	15-33 pF	15-33 pF	
HS	4 MHz	15-33 pF	15-33 pF	
	8 MHz	15-33 pF	15-33 pF	
	20 MHz	15-33 pF	15-33 pF	


Note: These values are for design guidance only. See notes following this table.

- **Note 1:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **3:** RS may be required to avoid overdriving crystals with low drive level specification.

3.3.4 EXTERNAL RC MODES


The External Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes, RC and RCIO.

In RC mode, the RC circuit connects to the OSC1 pin. The OSC2/CLKOUT pin outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 3-5 shows the RC mode connections.



In RCIO mode, the RC circuit is connected to the OSC1 pin. The OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 4 of PORTA (RA4). Figure 3-6 shows the RCIO mode connections.





The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit-to-unit due to normal threshold voltage. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency or low CEXT values. The user also needs to take into account variation due to tolerance of external RC components used.

3.4 Internal Clock Modes

The PIC16F785/HV785 has two independent, internal oscillators that can be configured or selected as the system clock source.

- The HFINTOSC (High-frequency Internal Oscillator) is factory calibrated and operates at 8 MHz. The frequency of the HFINTOSC can be user adjusted ±12% via software using the OSCTUNE register (Register 3-1).
- The LFINTOSC (Low-frequency Internal Oscillator) is uncalibrated and operates at approximately 31 kHz.

The system clock speed can be selected via software using the Internal Oscillator Frequency Select (IRCF) bits.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit (see **Section 3.5 "Clock Switching**").

3.4.1 INTRC AND INTRCIO MODES

The INTRC and INTRCIO modes configure the internal oscillators as the system clock source when the device is programmed using the Oscillator Selection (FOSC) bits in the Configuration Word (Register 12-1).

In **INTRC** mode, the OSC1 pin is available for general purpose I/O. The OSC2/CLKOUT pin outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In **INTRCIO** mode, the OSC1 and OSC2 pins are available for general purpose I/O.

3.4.2 HFINTOSC

The High-frequency Internal Oscillator (HFINTOSC) is a factory calibrated 8 MHz internal clock source. The frequency of the HFINTOSC can be altered approximately $\pm 12\%$ via software using the OSCTUNE register (Register 3-1).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). One of seven frequencies can be selected via software using the IRCF bits (see **Section 3.4.4** "**Frequency Select Bits** (**IRCF**)").

The HFINTOSC is enabled by selecting any frequency between 8 MHz and 125 kHz (IRCF \neq 000) as the system clock source (SCS = 1) or when Two-Speed Start-up is enabled (IESO = 1 and IRCF \neq 000).

The HF Internal Oscillator (HTS) bit, in the OSCCON Register, indicates whether the HFINTOSC is stable or not.

3.4.2.1 Calibration Bits

The 8 MHz High-frequency Internal Oscillator (HFIN-TOSC) is factory calibrated. The HFINTOSC calibration bits are stored in the Calibration Word (CALIB) located in program memory location 2008h. The Calibration Word is not erased using the specified bulk erase sequence in the "*PIC16F785/HV785 Memory Programming Specification*" (DS41237) and does not require reprogramming. Reference the "*PIC16F785/ HV785 Memory Programming Specification*" (DS41237) for more information on the Calibration Word register.

Note: Address 2008h is beyond the user program memory space. It belongs to the special Configuration Memory space (2000h-3FFFh), which can be accessed only during programming. See "*PIC16F785/HV785 Memory Programming Specification*" (DS41237) for more information.

3.4.2.2 OSCTUNE Register

The HFINTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 3-1).

The OSCTUNE register has a nominal tuning range of $\pm 12\%$. The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number. Due to process variation, the monotonicity and frequency step cannot be specified.

When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. The HFINTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

REGISTER 3-1: OSCTUNE: OSCILLATOR TUNING REGISTER

	011. 00011										
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	_		TUN4	TUN3	TUN2	TUN1	TUN0				
bit 7	·						bit 0				
Legend:											
R = Readab	le bit	W = Writable	oit	U = Unimpler	mented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7-5	Unimplement	ted: Read as ')'								
bit 4-0	TUN<4:0>: Fr	equency Tunin	g bits								
	01111 = Max	imum frequenc	y								
	01110 =		-								
	•										
	•										
	•										
	00001 =										
	00000 = Cent	ter frequency.	Oscillator mod	dule is running	at the calibrate	d frequency.					
	11111 =										
	•	•									
	•										
	•										
	10000 - Mini	mum frequency									

3.4.3 LFINTOSC

The Low-frequency Internal Oscillator (LFINTOSC) is an uncalibrated (approximate) 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). 31 kHz can be selected via software using the IRCF bits (see **Section 3.4.4 "Frequency Select Bits (IRCF)**"). The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF = 000) as the system clock source (SCS = 1), or when any of the following are enabled:


- Two-Speed Start-up (IESO = 1 and IRCF = 000)
- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The LF Internal Oscillator (LTS) bit, in the OSCCON register, indicates whether the LFINTOSC is stable or not.

3.4.4 FREQUENCY SELECT BITS (IRCF)

The output of the 8 MHz HFINTOSC and 31 kHz LFIN-TOSC connect to a postscaler and multiplexer (see Figure 3-1). The Internal Oscillator Frequency select bits IRCF<2:0> in the OSCCON Register select the frequency output of the internal oscillators. One of eight frequencies can be selected via software:

- 8 MHz
- 4 MHz (Default after Reset)
- 2 MHz
- 1 MHz
- 500 kHz
- 250 kHz
- 125 kHz
- 31 kHz



3.4.5 HF AND LF INTOSC CLOCK SWITCH TIMING

When switching between the LFINTOSC and the HFIN-TOSC, the new oscillator may already be shut down to save power. If this is the case, there is a 10 μ s delay after the IRCF bits are modified before the frequency selection takes place. The LTS/HTS bits will reflect the current active status of the LFINTOSC and the HFIN-TOSC oscillators. The timing of a frequency selection is as follows:

- 1. IRCF bits are modified.
- 2. If the new clock is shut down, a 10 μ s clock startup delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. CLKOUT is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. CLKOUT is now connected with the new clock. HTS/LTS bits are updated as required.
- 6. Clock switch is complete.

If the internal oscillator speed selected is between 8 MHz and 125 kHz, there is no start-up delay before the new frequency is selected. This is because the old and the new frequencies are derived from the HFINTOSC via the postscaler and multiplexer.

Note: Care must be taken to ensure an invalid voltage or frequency selection is not selected. An example of an invalid configuration is selecting 8 MHz when VDD is 2.0V.

3.5 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bit.

3.5.1 SYSTEM CLOCK SELECT (SCS) BIT

The System Clock Select (SCS) bit, in the OSCCON Register, selects the system clock source that is used for the CPU and peripherals.

- When SCS = 0, the system clock source is determined by configuration of the FOSC<2:0> bits in Configuration Word (CONFIG).
- When SCS = 1, the system clock source is chosen by the internal oscillator frequency selected by the IRCF bits. After a Reset, SCS is always cleared.
- Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bit. The user can monitor the OSTS (OSCCON<3>) to determine the current system clock source.

3.5.2 OSCILLATOR START-UP TIME-OUT STATUS BIT

The Oscillator Start-up Time-out Status (OSTS) bit, (OSCCON<3>), indicates whether the system clock is running from the external clock source as defined by the FOSC bits, or from internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

3.6 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note: Executing a SLEEP instruction will abort the Oscillator Start-up Time and will cause the OSTS bit in the OSCCON Register to remain clear. When the PIC16F785/HV785 is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see **Section 3.3.1** "Oscillator Start-up **Timer (OST)**"). The OST timer will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit in the OSCCON Register is set, program execution switches to the external oscillator.

3.6.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO = 1 (CONFIG<10>) Internal/External Switch Over bit.
- SCS = 0.
- Fosc configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after PWRT has expired, or
- Wake-up from Sleep.


If the external clock oscillator is configured to be anything other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

3.6.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin execution by the internal oscillator at the frequency set in the IRCF bits (in the OSCCON Register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.


3.6.3 CHECKING EXTERNAL/INTERNAL CLOCK STATUS

Checking the state of the OSTS bit in the OSCCON Register) will confirm if the PIC16F785/HV785 is running from the external clock source as defined by the Fosc bits in the Configuration Word (CONFIG) or the internal oscillator.



3.7 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) is designed to allow the device to continue to operate in the event of an oscillator failure. The FSCM can detect oscillator failure at any point after the device has exited a Reset or Sleep condition and the Oscillator Start-up Timer (OST) has expired.



The FSCM function is enabled by setting the FCMEN bit in Configuration Word (CONFIG). It is applicable to all external clock options (LP, XT, HS, EC, RC or I/O modes).

In the event of an external clock failure, the FSCM will set the OSFIF bit in the PIR1 Register and generate an oscillator fail interrupt if the OSFIE bit in the PIE1 Register is set. The device will then switch the system clock to the internal oscillator. The system clock will continue to come from the internal oscillator unless the external clock recovers and the Fail-Safe condition is exited. The frequency of the internal oscillator will depend upon the value contained in the IRCF bits (OSCCON<6:4>). Upon entering the Fail-Safe condition, the OSTS bit in the OSCCON Register is automatically cleared to reflect that the internal oscillator is active and the WDT is cleared. The SCS bit in the OSC-CON Register is not updated. Enabling FSCM does not affect the LTS bit.

The FSCM sample clock is generated by dividing the LFINTOSC clock by 64. This will allow enough time between FSCM sample clocks for a system clock edge to occur. Figure 3-8 shows the FSCM block diagram.

On the rising edge of the sample clock, the monitoring latch (CM = 0) will be cleared. On a falling edge of the primary system clock, the monitoring latch will be set (CM = 1). In the event that a falling edge of the sample clock occurs, and the monitoring latch is not set, a clock failure has been detected. The assigned internal oscillator is enabled when FSCM is enabled as reflected by the IRCF bits.

Note: Two-Speed Start-up is automatically enabled when the Fail-Safe Clock Monitor mode is enabled.

^{© 2008} Microchip Technology Inc.

3.7.1 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, the execution of a SLEEP instruction, or a modification of the SCS bit. While in Fail-Safe condition, the PIC16F785/HV785 uses the internal oscillator as the system clock source. The IRCF bits in the OSCCON Register can be modified to adjust the internal oscillator frequency without exiting the Fail-Safe condition.

The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.




FIGURE 3-9: FSCM TIMING DIAGRAM

3.7.2 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited a Reset or Sleep condition and the Oscillator Start-up Timer (OST) has expired. If the external clock is EC or RC mode, monitoring will begin immediately following these events.

For LP, XT or HS mode, the external oscillator may require a start-up time considerably longer than the FSCM sample clock time; a false clock failure may be detected (see Figure 3-9). To prevent this, the internal oscillator is automatically configured as the system clock and functions until the external clock is stable (the OST has timed out). This is identical to Two-Speed Start-up mode. Once the external oscillator is stable, the LFINTOSC returns to its role as the FSCM source.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit in the OSCCON Register to verify the oscillator start-up and system clock switchover has successfully completed.



U-0	R/W-1	R/W-1	R/W-0	R-q	R-0	R-0	R/W-0				
_	IRCF2	IRCF1	IRCF0	OSTS ⁽¹⁾	HTS	LTS	SCS				
bit 7	·						bit C				
Legend:											
R = Readat	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'					
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unk	nown				
bit 7	Unimpleme	nted: Read as '	0'								
bit 6-4	IRCF<2:0>:	Internal Oscillat	tor Frequency	Select bits							
	000 = 31 kH										
		001 = 125 kHz									
		010 = 250 kHz 011 = 500 kHz									
		100 = 1 MHz									
		101 = 2 MHz									
	110 = 4 MHz 111 = 8 MHz										
bit 3	-		me-out Status	s bit(1)							
Sit 0	OSTS: Oscillator Start-up Time-out Status bit ⁽¹⁾ 1 = Device is running from the external system clock defined by FOSC<2:0>										
	0 = Device is running from the internal system clock defined by $1030(2.0)$										
bit 3	PD: Power-c	PD: Power-down bit									
	1 = After power-up or by the CLRWDT instruction										
	0 = By execution of the SLEEP instruction										
bit 2	HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit										
	1 = HFINTOSC is stable										
	0 = HFINTOSC is not stable										
bit 1	LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit										
	1 = LFINTOSC is stable 0 = LFINTOSC is not stable										
bit 0											
	•	SCS: System Clock Select bit 1 = Internal oscillator is used for system clock									

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled, otherwise this bit resets to '1'

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	—	—
OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	-110 q000
OSCTUNE	—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000

TABLE 3-4: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0', q = value depends on condition. Shaded cells are not used by oscillators.

Note 1: See Register 15.2 for operation of all Configuration Word bits.

4.0 I/O PORTS

There are seventeen general purpose I/O pins and one input only pin available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

4.1 PORTA and TRISA Registers

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 4-2). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 4-1 shows how to initialize PORTA.

Reading the PORTA register (Register 4-1) reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read; this value is modified and then written to the port data latch. RA3 reads '0' when MCLRE = 1.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

When RA1 is configured as a voltage reference output, the RA1 digital output driver will automatically be disabled while not affecting the TRISA<1> value.

Note:	The ANSEL0 (91h) register must be initial-						
	ized to configure an analog channel as a						
	digital input. Pins configured as analog						
	inputs will read '0'.						

EXAMPLE 4-1: INITIALIZING PORTA

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTA	;Init PORTA
MOVLW	F8h	;Set RA<2:0> to
ANDWF	ANSEL0,f	; digital I/O
BSF	STATUS, RPO	;Bank 1
MOVLW	0Ch	;Set RA<3:2> as inputs
MOVWF	TRISA	; and set RA<5:4,1:0>
		; as outputs
BCF	STATUS, RPO	;Bank 0

REGISTER 4-1: PORTA: PORTA REGISTER

U-0	U-0	R/W-x	R/W-x R/W-x ⁽¹⁾		R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
_	RA5 RA4		RA3	RA2	RA1	RA0	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RA<5:0>**: PORTA I/O Pin bits

1 = Port pin is greater than VIH

0 = Port pin is less than VIL

Note 1: Data latches are unknown after a POR, but each port bit reads '0' when the corresponding analog select bit is '1' (see Register 12-1).

REGISTER 4-2: TRISA: PORTA TRI-STATE REGISTER

	U-0	U-0	R/W-1	R/W-1	R-1	R/W-1	R/W-1	R/W-1
bit 7		TRISA5 ⁽²⁾ TRISA4 ⁽²⁾		TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0	
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-0	TRISA<5:0>: PORTA Tri-State Control bit ^{(1), (2)}
	1 = PORTA pin configured as an input (tri-stated)
	0 = PORTA pin configured as an output
bit 0	C: Carry/ $\overline{\text{Borrow}}$ bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

Note 1: TRISA<3> always reads '1'.

2: TRISA<5:4> always reads '1' in XT, HS and LP OSC modes.

4.2 Additional Pin Functions

Every PORTA pin on the PIC16F785/HV785 has an interrupt-on-change option and a weak pull-up option. The next three sections describe these functions.

4.2.1 WEAK PULL-UPS

Each of the PORTA pins has an individually configurable internal weak pull-up. Control bits WPUAx enable or disable each pull-up. Refer to Register 4-3. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the RAPU bit in the (OPTION Register. The weak pull-up on RA3 is automatically enabled when RA3 is configured as MCLR.

REGISTER 4-3: WPUA: WEAK PULL-UP REGISTER

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		WPUA5 ⁽⁴⁾	WPUA4 ⁽⁴⁾	WPUA3 ⁽³⁾	WPUA2	WPUA1	WPUA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 WPUA<5:0>: Weak Pull-up Register bits

1 = Pull-up enabled

0 = Pull-up disabled

Note 1: Global RAPU must be enabled for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISA = 0).

3: The RA3 pull-up is automatically enabled when configured as MCLR in the Configuration Word.

4: WPUA<5:4> always reads '1' in XT, HS and LP OSC modes.

4.2.2 INTERRUPT-ON-CHANGE

Each of the PORTA pins is individually configurable as an interrupt-on-change pin. Control bits IOCAx enable or disable the interrupt function for each pin. Refer to Register 4-4. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTA. The 'mismatch' outputs of the last read are OR'd together to set, the PORTA Change Interrupt flag bit (RAIF) in the INTCON register (Register 2-3). This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTA. This will end the mismatch condition, then,
- b) Clear the flag bit RAIF.

A mismatch condition will continue to set flag bit RAIF. Reading PORTA will end the mismatch condition and allow flag bit RAIF to be cleared. The latch holding the last read value is neither affected by an MCLR nor BOR Reset. After these resets, the RAIF flag will continue to be set if a mismatch is present.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RAIF interrupt flag may not get set.

REGISTER 4-4: IOCA: INTERRUPT-ON-CHANGE PORTA REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	— IOCA5 ⁽²⁾ IOCA		— IOCA5 ⁽²⁾ IOCA4 ⁽²⁾	IOCA3	IOCA2	IOCA1	IOCA0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	table bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IOCA<5:0>: Interrupt-on-change PORTA Control bits⁽²⁾

1 = Interrupt-on-change enabled

0 = Interrupt-on-change disabled

Note 1: Global interrupt enable (GIE) must be enabled for individual interrupts to be recognized.

2: IOCA<5:4> always reads '1' in XT, HS and LP OSC modes.

4.2.3 PORTA PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this Data Sheet.

4.2.3.1 RA0/AN0/C1IN+/ICSPDAT

Figure 4-1 shows the diagram for this pin. The RA0 pin is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D
- Analog input to Comparator 1
- In-Circuit Serial Programming[™] data





FIGURE 4-1: BLOCK DIAGRAM OF RA0

4.2.3.2 RA1/AN1/C12IN0-/VREF/ICSPCLK

Figure 4-1 shows the diagram for this pin. The RA1 pin is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D
- Analog input to Comparators 1 and 2
- Voltage reference input for the A/D
- Buffered or unbuffered voltage reference output
- In-Circuit Serial Programming clock

FIGURE 4-2: BLOCK DIAGRAM OF RA1




4.2.3.3 RA2/AN2/T0CKI/INT/C1OUT

Figure 4-3 shows the diagram for this pin. The RA2 pin is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D
- Clock input for TMR0
- External edge triggered interrupt
- Digital output from Comparator 1


FIGURE 4-3: BLOCK DIAGRAM OF RA2



4.2.3.4 RA3/MCLR/VPP

Figure 4-4 shows the diagram for this pin. The RA3 pin is configurable to function as one of the following:

- General purpose input
- Master Clear Reset with weak pull-up




4.2.3.5 RA4/AN3/T1G/OSC2/CLKOUT

Figure 4-5 shows the diagram for this pin. The RA4 pin is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D
- TMR1 gate input
- Crystal/resonator connection
- Clock output


FIGURE 4-5: BLOCK DIAGRAM OF RA4




4.2.3.6 RA5/T1CKI/OSC1/CLKIN

Figure 4-6 shows the diagram for this pin. The RA5 pin is configurable to function as one of the following:

- General purpose I/O
- TMR1 clock input
- Crystal/resonator connection
- Clock input



6: BLOCK DIAGRAM OF RA5



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL0	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
CM1CON0	C1ON	C1OUT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	0000 0000	0000 0000
CM2CON1	MC1OUT	MC2OUT	—	_	—	—	T1GSS	C2SYNC	0010	0010
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
IOCA	-	-	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
REFCON	_	-	BGST	VRBB	VREN	VROE	CVROE		00 000-	00 000-
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	0000 0000
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	11 1111

TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

4.3 PORTB and TRISB Registers

PORTB is a 4-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 4-6). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin). Example 4-2 shows how to initialize PORTB.

Reading the PORTB register (Register 4-5) reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

Pin RB6 is an open drain output. All other PORTB pins have full CMOS output drivers.

The TRISB register controls the direction of the PORTB pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSEL1 (93h) register must be initial-					
	ized to configure an analog channel as a					
	digital input. Pins configured as analog					
	inputs will read '0'.					

EXAMPLE 4-2: INITIALIZING PORTB

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTB	;Init PORTB
BSF	STATUS, RPO	;Bank 1
BCF	ANSEL1,2	;digital I/O - RB4
BCF	ANSEL1,3	;digital I/O - RB5
MOVLW	30h	;Set RB<5:4> as inputs
MOVWF	TRISB	;and set RB<7:6>
		;as outputs
BCF	STATUS, RPO	;Bank 0

REGISTER 4-5: PORTB: PORTB REGISTER

R/W-x	R/W-x	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	U-0	U-0	U-0	U-0
RB7	RB6	RB5	RB4	_	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 RB<7:4>: PORTB General Purpose I/O Pin bits

1 = Port pin is greater than VIH

0 = Port pin is less than VIL

bit 3-0 Unimplemented: Read as '0'

Note 1: Data latches are unknown after a POR, but each port bit reads '0' when the corresponding analog select bit is '1' (see Register 12-2 on page 82).

REGISTER 4-6: TRISB: PORTB TRI-STATE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0		
TRISB7	TRISB6	TRISB5	TRISB4			—	—		
bit 7	bit 7 bit 0								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 TRISB<7:4>: PORTB Tri-State Control bits

- 1 = PORTB pin configured as an input (tri-stated)
 - 0 = PORTB pin configured as an output

bit 3-0 Unimplemented: Read as '0'

4.3.1 PORTB PIN DESCRIPTIONS AND DIAGRAMS

Each PORTB pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the PWM, operational amplifier, or the A/D, refer to the appropriate section in this Data Sheet.

4.3.1.1 RB4/AN10/OP2-

The RB4/AN10/OP2- pin is configurable to function as one of the following:


- General purpose I/O
- Analog input to the A/D
- Analog input to Op Amp 2

4.3.1.2 RB5/AN11/OP2+

The RB5/AN11/OP2+ pin is configurable to function as one of the following:

- General purpose I/O
- Analog input to the A/D
- Analog input to Op Amp 2

FIGURE 4-7: BLOCK DIAGRAM OF RB4 AND RB5




4.3.1.3 RB6

The RB6 pin is configurable to function as the following:

• Open drain general purpose I/O

FIGURE 4-8: BLOCK DIAGRAM OF RB6




4.3.1.4 RB7/SYNC

The RB7/SYNC pin is configurable to function as one of the following:

- General purpose I/O
- PWM synchronization input and output

FIGURE 4-9:

BLOCK DIAGRAM OF RB7



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL1	—	—	—	—	ANS11	ANS10	ANS9	ANS8	1111	1111
OPA2CON	OPAON	_	_	-	-	-	-	-	0	0
PORTB	RB7	RB6	RB5	RB4	-	_	-	-	xxxx	uuuu
PWMCON0	PRSEN	PASEN	BLANK2	BLANK1	SYNC1	SYNC0	PH2EN	PH1EN	0000 0000	0000 0000
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	-	_			1111	1111

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

4.4 PORTC and TRISC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 4-8). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin). Example 4-3 shows how to initialize PORTC.

Reading the PORTC register (Register 4-7) reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

The TRISC register controls the direction of the PORTC pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

When RC4 or RC5 is configured as an op amp output, the corresponding RC4 or RC5 digital output driver will automatically be disabled regardless of the TRISC<4> or TRISC<5> value.

Note:	The ANSEL0 (91h) and ANSEL1 (93h)					
	registers must be initialized to configure					
	an analog channel as a digital input. Pins					
	configured as analog inputs will read '0'.					

EXAMPLE 4-3: INITIALIZING PORTC

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	
CLRF	PORTC	;Init PORTC
BSF	STATUS, RPO	;Bank 1
CLRF	ANSEL0	;digital I/O
CLRF	ANSEL1	;digital I/O
MOVLW	0Ch	;Set RC<3:2> as inputs
MOVWF	TRISC	; and set RC<5:4,1:0>
		; as outputs
BCF	STATUS, RPO	;Bank 0

REGISTER 4-7: PORTC: PORTC REGISTER

R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x	R/W-x	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	Vritable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0

RC<7:0>: PORTC General Purpose I/O Pin bits 1 = Port pin is greater than VIH

- 0 = Port pin is less than VIL
- **Note 1:** Data latches are unknown after a POR, but each port bit reads '0' when the corresponding analog select bit is '1' (see Registers 12-1 and 12-2 on page 82).

REGISTER 4-8: TRISC: PORTC TRI-STATE REGISTER

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7 | | | | | | | bit 0 |

Legend:					
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0

- TRISC<7:0>: PORTC Tri-State Control bits
- 1 = PORTC pin configured as an input (tri-stated)
- 0 = PORTC pin configured as an output

4.4.1 PORTC PIN DESCRIPTIONS AND DIAGRAMS

Each PORTC pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this Data Sheet.

4.4.1.1 RC0/AN4/C2IN+

The RC0 is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D Converter
- Non-inverting input to Comparator 2

4.4.1.2 RC6/AN8/OP1-

The RC6/AN8/OP1- pin is configurable to function as one of the following:


- General purpose I/O
- Analog input for the A/D
- Inverting input for Op Amp 1

4.4.1.3 RC7/AN9/OP1+

The RC7/AN9/OP1+ pin is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D
- Non-inverting input for Op Amp 1

FIGURE 4-10: BLOCK DIAGRAM OF RC0, RC6 AND RC7




4.4.1.4 RC1/AN5/C12IN1-/PH1

The RC1 is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D Converter
- Analog input to Comparators 1 and 2
- Digital output from the Two-Phase PWM

FIGURE 4-11: BLOCK DIAGRAM OF RC1



4.4.1.5 RC2/AN6/C12IN2-/OP2

The RC2 is configurable to function as one of the following:


- General purpose I/O
- Analog input for the A/D Converter
- Analog input to Comparators 1 and 2
- Analog output from Op Amp 2

4.4.1.6 RC3/AN7/C12IN3-/OP1

The RC3 is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D Converter
- · Analog input to Comparators 1 and 2
- Analog output for Op Amp 1

FIGURE 4-12: BLOCK DIAGRAM OF RC2 AND RC3




4.4.1.7 RC4/C2OUT/PH2

The RC4 is configurable to function as one of the following:

- General purpose I/O
- Digital output from Comparator 2
- Digital output from the Two-Phase PWM

FIGURE 4-13: BLOCK DIAGRAM OF RC4



4.4.1.8 RC5/CCP1

The RC5 is configurable to function as one of the following:

- General purpose I/O
- Digital input for the capture/compare
- Digital output for the CCP

FIGURE 4-14: BLOCK DIAGRAM OF RC5




TABLE 4-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL1	—	—	—	—	ANS11	ANS10	ANS9	ANS8	1111	1111
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
OPA1CON	OPAON	—	—	_	—	—	—	—	0	0
OPA2CON	OPAON	—	_	_	—	—	_	—	0	0
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
PWMCON0	PRSEN	PASEN	BLANK2	BLANK1	SYNC1	SYNC0	PH2EN	PH1EN	0000 0000	0000 0000
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

5.1 Timer0 Operation

Timer mode is selected by clearing the T0CS bit of the OPTION Register. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the TOCS bit of the OPTION Register. In this mode, the Timer0 module will increment either on every rising or falling edge of pin RA2/AN2/T0CKI/INT/C1OUT. The incrementing edge is determined by the source edge (T0SE) control bit of the OPTION Register. Clearing the T0SE bit selects the rising edge.

- **Note 1:** Counter mode has specific external clock requirements.
 - 2: The ANSEL0 (91h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

5.2 Timer0 Interrupt

A Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit of the INTCON Register. The interrupt can be masked by clearing the T0IE bit of the INTCON Register. The T0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The Timer0 interrupt cannot wake the processor from Sleep since the timer is shut-off during Sleep.




FIGURE 5-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

5.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

5.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. For simplicity, this counter will be referred to as "prescaler" throughout this Data Sheet. The prescaler assignment is controlled in software by the control bit PSA of the OPTION Register. Clearing the PSA bit will assign the prescaler to Timer0. Prescale values are selectable via the PS<2:0> bits of the OPTION Register.

The prescaler is not readable or writable. When assigned to the TimerO module, all instructions writing to the TMRO register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

5.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 5-1 and Example 5-2) must be executed when changing the prescaler assignment between Timer0 and WDT.

EXAMPLE 5-1:	CHANGING PRESCALER
	(TIMER0→WDT)

		-
BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		; prescaler
BSF	STATUS, RPO	;Bank 1
MOVLW	b'00101111'	;Required if desired
MOVWF	OPTION_REG	; PS2:PS0 is
CLRWDT		; 000 or 001
		;
MOVLW	b'00101xxx'	;Set postscaler to
MOVWF	OPTION_REG	; desired WDT rate
BCF	STATUS, RPO	;Bank 0

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 5-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 5-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT		;Clear WDT and ; prescaler
		/ prescarer
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	b'xxxx0xxx'	;Select TMR0, ; prescale, and ; clock source
MOVWF	OPTION_REG	;
BCF	STATUS, RPO	;Bank 0

TABLE 5-1: REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL0	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF	0000 0000	0000 0000
OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
TMR0	Timer0 Mo	Timer0 Module Register								uuuu uuuu
TRISA		—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111


Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

6.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is the 16-bit counter of the PIC16F785/HV785. Figure 6-1 shows the basic block diagram of the Timer1 module. Timer1 has the following features:

- 16-bit timer/counter (TMR1H:TMR1L)
- Readable and writable
- · Internal or external clock selection
- Synchronous or asynchronous operation
- Interrupt on overflow from FFFFh to 0000h
- Wake-up upon overflow (Asynchronous mode)
- Optional external enable input:
 - Selectable gate source; T1G or C2 output (T1GSS)
 - Selectable gate polarity (T1GINV)
- · Optional LP oscillator





The Timer1 Control register (T1CON), shown in Register 6-1, is used to enable/disable Timer1 and select the various features of the Timer1 module.

6.1 Timer1 Modes of Operation

Timer1 can operate in one of three modes:

- 16-bit Timer with prescaler
- 16-bit Synchronous counter
- 16-bit Asynchronous counter

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

In Counter and Timer modules, the counter/timer clock can be gated by the Timer1 gate, which can be selected as either the T1G pin or Comparator 2 output.

If an external clock oscillator is needed (and the microcontroller is using the LP oscillator or INTOSC without CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge after any one or
	more of the following conditions.


- Timer1 enabled after POR Reset
- Write to TMR1H or TMR1L
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON = 1) when T1CKI is low. See Figure 6-2.

6.2 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 Register is set. To enable the interrupt on rollover, you must set these bits:

- Timer1 Interrupt Enable bit of the PIE1 Register
- PEIE bit of the INTCON Register
- GIE bit of the INTCON Register

FIGURE 6-2: TIMER1 INCREMENTING EDGE



The interrupt is cleared by clearing the TMR1IF in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

6.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits, of the T1CON Register, control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

6.4 Timer1 Gate

Timer1 gate source is software configurable to be T1G pin or the output of Comparator 2. This allows the device to directly time external events using T1G or analog events using Comparator 2. See CM2CON1 (Register 9-3) for selecting the Timer1 gate source. This feature can simplify the software for a Delta-Sigma A/D Converter and many other applications. For more information on Delta-Sigma A/D Converters, see the Microchip web site (www.microchip.com).

Note:	TMR1GE bit, of the T1CON Register, must
	be set to use either T1G or C2OUT as the
	Timer1 gate source. See Register 9-3 for
	more information on selecting the Timer1
	gate source.

Timer1 gate can be inverted using the T1GINV bit of the T1CON Register, whether it originates from the T1G pin or Comparator 2 output. This configures Timer1 to measure either the active high or active low time between events.



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T1GINV ⁽¹⁾	TMR1GE ⁽²⁾	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7	÷		·				bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 7	1 = Timer1 ga	er1 Gate Invert ite is high true ite is low true ((see bit 6)				
bit 6	<u>If TMR1ON =</u> This bit is igno <u>If TMR1ON =</u> 1 = Timer1 is	bred	ate is true (see				
bit 5-4	T1CKPS<1:0 11 = 1:8 Pres 10 = 1:4 Pres 01 = 1:2 Pres 00 = 1:1 Pres	cale Value cale Value	t Clock Presc	ale Select bits			
bit 3	If System Clo	tor is enabled t tor is off	without CLKO	UT or LP mode	<u>.</u>		
bit 2	<u>TMR1CS = 1:</u> 1 = Do not syn 0 = Synchroni <u>TMR1CS = 0</u> :	nchronize exte	rnal clock inpo ock input		ontrol bit		
bit 1	TMR1CS: Tim	her1 Clock Sou clock from T1C	urce Select bit				
bit 0	TMR1ON: Tin 1 = Enables T 0 = Stops Tim	ner1 On bit ïmer1					

2: TMR1GE bit must be set to use either T1G pin or C2OUT, as selected by T1GSS bit (CM2CON1<1>), as a Timer1 gate source.

6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON Register is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wakeup the processor. However, special precautions in software are needed to read/write the timer (Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	The ANSEL0 (91h) register must be initial-						
	ized to configure an analog channel as a						
	digital input. Pins configured as analog						
	inputs will read '0'.						

6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.


6.6 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins OSC1 (input) and OSC2 (amplifier output). It is enabled by setting control bit T1OSCEN of the T1CON Register. The oscillator is a low power oscillator rated for 32.768 kHz. It will continue to run during Sleep. It is primarily intended for a 32.768 kHz tuning fork crystal.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is also the LP oscillator or is derived from the internal oscillator. As with the system LP oscillator, the user must provide a software time delay to ensure proper oscillator start-up.

Sleep mode will not disable the system clock when the system clock and Timer1 share the LP oscillator.

TRISA<5> and TRISA<4> bits are set when the Timer1 oscillator is enabled. RA5 and RA4 read as '0' and TRISA<5> and TRISA<4> bits read as '1'.



6.7 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To setup the timer to wake the device:

- Timer1 of the T1CON Register must be on
- TMR1IE bit of the PIE1 Register must be set
- · PEIE bit of the INTCON Register must be set

The device will wake-up on an overflow. If the GIE bit of the INTCON Register is set, the device will wake-up and jump to the Interrupt Service Routine (0004h) on an overflow. If the GIE bit is clear, execution will continue with the next instruction.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
MC10UT	MC2OUT	—	—	—		T1GSS	C2SYNC	0010	0010
GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000
T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu
Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
Holding Re	egister for th	e Most Sign	ificant Byte of	f the 16-bit TM	/IR1 Registe	r		xxxx xxxx	uuuu uuuu
	ANS7 MC1OUT GIE EEIE EEIF T1GINV Holding Re	ANS7ANS6MC1OUTMC2OUTGIEPEIEEEIEADIEEEIFADIFT1GINVTMR1GEHolding Register for the	ANS7 ANS6 ANS5 MC10UT MC2OUT — GIE PEIE T0IE EEIE ADIE CCP1IE EEIF ADIF CCP1IF T1GINV TMR1GE T1CKPS1 Holding Register for the Least Sign	ANS7 ANS6 ANS5 ANS4 MC10UT MC2OUT GIE PEIE T0IE INTE EEIE ADIE CCP1IE C2IE EEIF ADIF CCP1IF C2IF T1GINV TMR1GE T1CKPS1 T1CKPS0 Holding Register for the Least Significant Byte of C C	ANS7ANS6ANS5ANS4ANS3MC10UTMC20UTGIEPEIET0IEINTERAIEEEIEADIECCP1IEC2IEC1IEEEIFADIFCCP1IFC2IFC1IFT1GINVTMR1GET1CKPS1T1CKPS0T1OSCENHolding Register for the Least Significant Byte of the 16-bit T	ANS7 ANS6 ANS5 ANS4 ANS3 ANS2 MC10UT MC20UT — — — — GIE PEIE T0IE INTE RAIE T0IF EEIE ADIE CCP1IE C2IE C1IE OSFIE EEIF ADIF CCP1IF C2IF C1IF OSFIF T1GINV TMR1GE T1CKPS1 T1CKPS0 T10SCEN T1SYNC Holding Register for the Least Significant Byte of the 16-bit TMR1 Register	ANS7ANS6ANS5ANS4ANS3ANS2ANS1MC10UTMC20UT————T1GSSGIEPEIET0IEINTERAIET0IFINTFEEIEADIECCP1IEC2IEC1IEOSFIETMR2IEEEIFADIFCCP1IFC2IFC1IFOSFIFTMR2IFT1GINVTMR1GET1CKPS1T1CKPS0T1OSCENT1SYNCTMR1CS	ANS7ANS6ANS5ANS4ANS3ANS2ANS1ANS0MC10UTMC20UTT1GSSC2SYNCGIEPEIET0IEINTERAIET0IFINTFRAIFEEIEADIECCP1IEC2IEC1IEOSFIETMR2IETMR1IEEEIFADIFCCP1IFC2IFC1IFOSFIFTMR2IFTMR1IFT1GINVTMR1GET1CKPS1T1CKPS0T1OSCENT1SYNCTMR1CSTMR1ONHolding Register for the Least Significant Byte of the 16-bit TMR1 Register	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR ANS7 ANS6 ANS5 ANS4 ANS3 ANS2 ANS1 ANS0 1111 1111 MC10UT MC2OUT — — — — T1GSS C2SYNC 00 10 GIE PEIE TOIE INTE RAIE TOIF INTF RAIF 0000 0000 EEIE ADIE CCP1IE C2IE C1IE OSFIE TMR2IE TMR1IE 0000 0000 EEIF ADIF CCP1IF C2IF C1IF OSFIF TMR2IF TMR1IF 0000 0000 T1GINV TMR1GE T1CKPS1 T1CKPS0 T10SCEN T1SYNC TMR1CS TMR1ON 0000 0000 Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxxx xxxxx xxxxx xxxx xxxxx

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER1

Legend: -x = unknown, u = unchanged, -= unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

7.0 TIMER2 MODULE

The Timer2 module timer is an 8-bit timer with the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16 by 1's)
- Interrupt on TMR2 match with PR2

Timer2 has a control register shown in Register 7-1. TMR2 can be shut-off by clearing control bit TMR2ON, of the T2CON Register, to minimize power consumption. Figure 7-1 is a simplified block diagram of the Timer2 module. The prescaler and postscaler selection of Timer2 are controlled by this register.

7.1 Timer2 Operation

Timer2 can be used as the PWM time base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device Reset. The input clock (FOsc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS<1:0> of the T2CON Register. The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF), of the PIR1 Register.

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMR2 register
- A write to the T2CON register
- Any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-3	TOUTPS<3:0>: Timer2 Output Postscale Select bits
	0000 = 1:1 Postscale
	0001 = 1:2 Postscale
	•
	•
	•
	1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit
	1 = Timer2 is on
	0 = Timer2 is off
bit 1-0	T2CKPS<1:0>: Timer2 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	1x = Prescaler is 16

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

7.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.






TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000
PR2	Timer2 Mo	dule Period r	egister						1111 1111	1111 1111
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
TMR2	Holding Register for the 8-bit TMR2 Register							•	0000 0000	0000 0000

Legend: -x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

8.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP. The special event trigger is generated by a compare match and will clear both TMR1H and TMR1L registers.

TABLE 8-1: CCP MODE – TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

REGISTER 8-1: CCP1CON: CCP OPERATION REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

Legend:							
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7-6	Unimple	mented: Read as '0'.					
bit 5-4	DC1B<1	:0>: PWM Duty Cycle Least	Significant bits				
	<u>Capture</u> Unused	mode:					
	<u>Compare mode:</u> Unused						
	<u>PWM mo</u> These bi		WM duty cycle. The eight MSb	os are found in CCPR1L.			
bit 3-0	CCP1M<	3:0>: CCP Mode Select bits					
		Capture/Compare/PWM off (Jnused (reserved)	resets CCP module)				
	0010 = 0	Compare mode, toggle output	ut on match (CCP1IF bit is set)			
		Jnused (reserved)	adaa				
		Capture mode, every falling e Capture mode, every rising e	8				
		Capture mode, every 4th risir	8				
		Capture mode, every 16th ris					
	1000 - 1	Compare mode set output o	n match (CCD1IE hit is set)				

- 1000 = Compare mode, set output on match (CCP1IF bit is set)
- 1001 = Compare mode, clear output on match (CCP1IF bit is set)
- 1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected)
- 1011 = Compare mode, trigger special event (CCP1IF bit is set; TMR1 is reset, and A/D conversion is started if the A/D module is enabled. CCP1 pin is unaffected.)
- 110x = PWM mode: CCP1 output is high true.
- 111x = PWM mode: CCP1 output is low true.
- **Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

8.1 **Capture Mode**

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC5/CCP1. An event is defined as one of the following and is configured by CCP1CON<3:0>:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge


When a capture is made, the interrupt request flag bit CCP1IF of the PIR1 Register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

8.1.1 CCP1 PIN CONFIGURATION

In Capture mode, the RC5/CCP1 pin should be configured as an input by setting the TRISC<5> bit.

Note:	If the RC5/CCP1 pin is configured as an						
	output, a write to the port can cause a						
	capture condition.						

FIGURE 8-1: CAPTURE MODE **OPERATION BLOCK** DIAGRAM



8.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

SOFTWARE INTERRUPT 8.1.3

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE of the PIE1 Register clear to avoid false interrupts and should clear the flag bit CCP1IF of the PIR1 Register following any such change in Operating mode.

CCP PRESCALER 8.1.4

There are four prescaler settings specified by bits CCP1M<3:0> of the CCP1CON Register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 8-1: CHANGING BETWEEN CAPTURE PRESCALERS


CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	S;Load the W reg with
		; the new prescaler
		; move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value

8.2 Compare Mode


In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC5/CCP1 pin is:

- · Driven high
- · Driven low
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M<3:0> of the CCP1CON Register. At the same time, interrupt flag bit CCP1IF of the PIR1 Register is set.



COMPARE MODE OPERATION BLOCK DIAGRAM



- NOT set interrupt flag bit TMR1F (PIR1<0>)
- set the GO/DONE bit (ADCON0<1>)

8.2.1 CCP1 PIN CONFIGURATION

The user must configure the RC5/CCP1 pin as an output by clearing the TRISC<5> bit.

Note:	Clearing the CCP1CON register will force					
	the RC5/CCP1 compare output latch to					
	the default low level. This is not the					
	PORTC I/O data latch.					

8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

8.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the RC5/CCP1 pin is not affected. The CCP1IF bit of the PIR1 Register is set, causing a CCP interrupt (if enabled). See Register 8-1.

8.2.4 SPECIAL EVENT TRIGGER

In this mode (CCP1M<3:0> = 1011), an internal hardware trigger is generated, which may be used to initiate an action. See Register 8-1.

The special event trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the TMR1 clock. This allows the CCPR1H, CCPR1L register pair to effectively provide a 16-bit programmable period register for Timer1. The special event trigger output also starts an A/D conversion provided that the A/D module is enabled.

- Note 1: The special event trigger from the CCP module will not set interrupt flag bit TMR1IF (PIR1<0>).
 - 2: Removing the match condition by changing the contents of the CCPR1H and CCPR1L register pair between the clock edge that generates the special event trigger and the clock edge that generates the TMR1 Reset, will preclude the Reset from occurring.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR1L	Capture/C	ompare/PW	M Register 1	Low Byte					XXXX XXXX	uuuu uuuu
CCPR1H	Capture/C	ompare/PW	M Register 1	I High Byte					XXXX XXXX	uuuu uuuu
CM2CON1	MC10UT	MC2OUT	—	—	—	_	T1GSS	C2SYNC	0010	0010
INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0000 0000	uuuu uuuu
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register						xxxx xxxx	uuuu uuuu		
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							xxxx xxxx	uuuu uuuu	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
Logondi	Linimanian			- (0)					the Conture Co	

TABLE 8-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Capture, Compare or Timer1 module.

8.3 CCP PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP module produces up to a 10-bit resolution PWM output on the RC5/CCP1 pin. Since the RC5/CCP1 pin is multiplexed with the PORTC data latch, the TRISC<5> must be cleared to make the RC5/CCP1 pin an output.

Note:	Clearing the CCP1CON register will force								
	the PWM output latch to the default								
	inactive levels. This is not the PORTC I/O								
	data latch.								

Figure 8-3 shows a simplified block diagram of PWM operation.


For a step by step procedure on how to set up the CCP module for PWM operation, see **Section 8.3.5** "**Setup for PWM Operation**".

FIGURE 8-3: SIMPLIFIED PWM BLOCK DIAGRAM



The PWM output (Figure 8-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 8-4: CCP PWM OUTPUT



8.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the formula of Equation 8-1.

EQUATION 8-1: PWM PERIOD

$$PWM \ period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$$
$$(TMR2 \ prescale \ value)$$

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The RC5/CCP1 pin is set. (exception: if PWM duty cycle = 0%, the pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H
- Note: The Timer2 postscaler (see Section 7.1 "Timer2 Operation") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

8.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the DC1B<1:0> bits of the CCP1CON register. Up to 10 bits of resolution is available. The CCPR1L contains the eight MSbs and the DC1B<1:0> contains the two LSbs. In PWM mode, CCPR1H is a read-only register.

Equation 8-2 is used to calculate the PWM duty cycle in time.

EQUATION 8-2: PWM DUTY CYCLE

 $PWM \ duty \ cycle = (CCPR1L:CCP1CON < 5:4>) \bullet$

TOSC • (*TMR2 prescale value*)

CCPR1L and DC1B<1:0> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e. the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

Because of the buffering, the module waits until the timer resets, instead of starting immediately. This means that enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the RC5/CCP1 pin is cleared.

The maximum PWM resolution is a function of PR2 as shown by Equation 8-3.

EQUATION 8-3: PWM RESOLUTION

Resolution = $\frac{\log[4(PR2 + 1)]}{\log(2)}$ bits

Note: If the PWM duty cycle value is longer than the PWM period, the assigned PWM pin(s) will remain unchanged.

TABLE 8-3:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz ⁽¹⁾	4.88 kHz ⁽¹⁾	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

Note 1: Changing duty cycle will cause a glitch.

8.3.3 OPERATION IN SLEEP MODE

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the RC5/CCP1 pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state.

8.3.3.1 OPERATION WITH FAIL-SAFE CLOCK MONITOR

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the CCP to be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See **Section 3.0** "**Clock Sources**" for additional details.

8.3.4 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

8.3.5 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Configure the PWM pin (RC5/CCP1) as an input by setting the TRISC<5> bit.
- 2. Set the PWM period by loading the PR2 register.
- 3. Configure the CCP module for the PWM mode by loading the CCP1CON register with the appropriate values.
- 4. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 5. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit of the PIR1 Register.
 - Set the TMR2 prescale value by loading the T2CKPS bits of the T2CON Register.
 - Enable Timer2 by setting the TMR2ON bit of the T2CON Register.
- 6. Enable PWM output after a new PWM cycle has started:
 - Wait until TMR2 overflows (TMR2IF bit is set).
 - Enable the RC5/CCP1 pin output by clearing the TRISC<5> bit.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
CCPR1L	Capture/C	ompare/PWI	A Register 1	Low Byte					XXXX XXXX	uuuu uuuu
CCPR1H	Capture/Co	ompare/PWI	A Register 1	High Byte					XXXX XXXX	uuuu uuuu
INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF	0000 0000	0000 0000
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000
PR2	Timer2 Mo	Timer2 Module Period Register						1111 1111	1111 1111	
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
TMR2	Timer2 Module Register						0000 0000	0000 0000		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111

TABLE 8-4:REGISTERS ASSOCIATED WITH CCP AND TIMER2

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the CCP or Timer2 modules.

9.0 COMPARATOR MODULE

The Comparator module has two separate voltage comparators: Comparator 1 (C1) and Comparator 2 (C2).

Each comparator offers the following list of features:

- Control and Configuration register
- Comparator output available externally
- Programmable output polarity
- Interrupt-on-change flags
- · Wake-up from Sleep
- Configurable as feedback input to the PWM
- Programmable four input multiplexer
- Programmable two input reference selections
- Programmable speed/power
- Output synchronization to Timer1 clock input (Comparator C2 only)

9.1 Control Registers

Both comparators have separate control and Configuration registers: CM1CON0 for C1 and CM2CON0 for C2. In addition, Comparator C2 has a second control register, CM2CON1, for synchronization control and simultaneous reading of both comparator outputs.

9.1.1 COMPARATOR C1 CONTROL REGISTER

The CM1CON0 register (shown in Register 9-1) contains the control and Status bits for the following:

- Comparator enable
- · Comparator input selection
- Comparator reference selection
- Output mode
- Comparator speed

Setting C1ON (CM1CON0<7>) enables Comparator C1 for operation.

Bits C1CH<1:0> of the CM1CON0 Register select the comparator input from the four analog pins AN<7:5,1>.

Note:	To use AN<7:5,1> as analog inputs the
	appropriate bits must be programmed to
	'1' in the ANSEL0 register.

Setting C1R of the CM1CON0 Register selects the C1VREF output of the comparator voltage reference module as the reference voltage for the comparator. Clearing C1R selects the C1IN+ input on the RA0/AN0/C1IN+/ICSPDAT pin.

The output of the comparator is available internally via the C1OUT flag of the CM1CON0 Register. To make the output available for an external connection, the C1OE bit of the CM1CON0 Register must be set.

The polarity of the comparator output can be inverted by setting the C1POL bit of the CM1CON0 Register. Clearing C1POL results in a non-inverted output.

A complete table showing the output state versus input conditions and the polarity bit is shown in Table 9-1.

TABLE 9-1: C1 OUTPUT STATE VERSUS INPUT CONDITIONS


Input Condition	C1POL	C1OUT
C1VN > C1VP	0	0
C1VN < C1VP	0	1
C1VN > C1VP	1	1
C1VN < C1VP	1	0

Note 1: The internal output of the comparator is latched at the end of each instruction cycle. External outputs are not latched.

- 2: The C1 interrupt will operate correctly with C1OE set or cleared.
- **3:** To output C1 on RA2/AN2/T0CKI/INT/ C1OUT:(C1OE = 1) and (C1ON = 1) and (TRISA<2> = 0).

C1SP of the CM1CON0 Register configures the speed of the comparator. When C1SP is set, the comparator operates at its normal speed. Clearing C1SP operates the comparator in a slower, low-power mode.

PIC16F785/HV785





R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C10N	C1OUT	C1OE	C1POL	C1SP	C1R	C1CH1	C1CH0
bit 7				-11			bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is se	: 	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	C1ON: Com	parator C1 Ena	ble bit				
		parator is enabl					
	0 = C1 Com	parator is disab	led				
bit 6	C1OUT: Co	mparator C1 Ou	tput bit				
	If C1POL =	<u>1 (inverted pola</u>	<u>rity):</u>				
		= 1, C1VP < C					
		= 0, C1VP > C					
		0 <u>(non-inverted</u> = 1, C1VP > C1					
		= 1, CTVP > CT = 0, C1VP < C1					
bit 5		parator C1 Out					
		is present on th		OCKI/INT/C1OL	JT pin ⁽¹⁾		
		is internal only			- F		
bit 4	C1POL: Co	mparator C1 Ou	tput Polarity S	Select bit			
	1 = C1OUT	logic is inverted					
	0 = C1OUT	logic is not inve	rted				
bit 3	C1SP: Com	parator C1 Spee	ed Select bit				
	1 = C1 oper	ates in normal s	peed mode				
	0 = C1 oper	ates in low-pow	er, slow speed	l mode			
bit 2	C1R: Comp	arator C1 Refer	ence Select bi	t (non-inverting	input)		
		onnects to C1VF					
		onnects to RA0/					
bit 1-0		: Comparator C					
		of C1 connects			CSPCLK		
		of C1 connects of C1 connects					
		of C1 connects					
	0						

Note 1: C1OUT will only drive RA2/AN2/T0CKI/INT/C1OUT if: (C1OE = 1) and (C1ON = 1) and (TRISA<2> = 0).

9.1.2 COMPARATOR C2 CONTROL REGISTERS

The CM2CON0 register is a functional copy of the CM1CON0 register described in **Section 9.1.1** "**Comparator C1 Control Register**". A second control register, CM2CON1, is also present for control of an additional synchronizing feature, as well as mirrors of both comparator outputs.

9.1.2.1 Control Register CM2CON0

The CM2CON0 register, shown in Register 9-2, contains the control and Status bits for Comparator C2.

Setting C2ON of the CM2CON0 Register enables Comparator C2 for operation.

Bits C2CH<1:0> of the CM2CON0 Register select the comparator input from the four analog pins, AN<7:5,1>.

Note:	To use AN<7:5,1> as analog inputs, the
	appropriate bits must be programmed to 1
	in the ANSEL0 register.

C2R of the CM2CON0 Register selects the reference to be used with the comparator. Setting C2R of the CM2CON0 Register selects the C2VREF output of the comparator voltage reference module as the reference voltage for the comparator. Clearing C2R selects the C2IN+ input on the RC0/AN4/C2IN+ pin.

The output of the comparator is available internally via the C2OUT bit of the CM2CON0 Register. To make the output available for an external connection, the C2OE bit of the CM2CON0 Register must be set. The comparator output, C2OUT, can be inverted by setting the C2POL bit of the CM2CON0 Register. Clearing C2POL results in a non-inverted output.

A complete table showing the output state versus input conditions and the polarity bit is shown in Table 9-2.

TABLE 9-2:	C2 OUTPUT STATE VERSUS
	INPUT CONDITIONS


Input Condition	C2POL	C2OUT
C2VN > C2VP	0	0
C2VN < C2VP	0	1
C2VN > C2VP	1	1
C2VN < C2VP	1	0

Note 1:	The internal output of the comparator is					
	latched at the end of each instruction					
	cycle. External outputs are not latched.					

- 2: The C2 interrupt will operate correctly with C2OE set or cleared. An external output is not required for the C2 interrupt.
- **3:** For C2 output on RC4/C2OUT/PH2: (C2OE = 1) and (C2ON = 1) and (TRISA<4> = 0).

C2SP of the CM2CON0 Register configures the speed of the comparator. When C2SP is set, the comparator operates at its normal speed. Clearing C2SP operates the comparator in low-power mode.

FIGURE 9-2: COMPARATOR C2 SIMPLIFIED BLOCK DIAGRAM





R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0
oit 7							bit
_egend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is clea		x = Bit is unki	nown
oit 7	C2ON: Com	parator C2 Ena	ble bit				
		parator is enabl parator is disab					
oit 6	C2OUT: Cor	mparator C2 Ou	tput bit				
	C2OUT =	1 <u> (inverted pola</u> 1, C2VP < C2V 0, C2VP > C2V	N				
	<u>lf C2POL = </u> C2OUT =	0 (non-inverted 1, C2VP > C2V 0, C2VP < C2V	<u>polarity):</u> N				
bit 5	C2OE: Com	parator C2 Outp	out Enable bit				
		is present on Reis internal only	C4/C2OUT/PH	12 ⁽¹⁾			
bit 4	1 = C2OUT	mparator C2 Ou logic is inverted logic is not inve		Select bit			
bit 3		parator C2 Spee					
		ates in normal s ates in low pow		mode.			
bit 2	C2R: Compa	arator C2 Refer	ence Select bi	ts (non-invertin	g input)		
		onnects to C2VF onnects to RC0/					
bit 1-0	00 = C2VN 01 = C2VN	Comparator C of C2 connects of C2 connects of C2 connects	to RA1/AN1/C to RC1/AN5/C to RC2/AN6/C	12IN0-/VREF/IC 12IN1-/PH1 12IN2-/OP2	SPCLK		

9.1.2.2 Control Register CM2CON1

Comparator C2 has one additional feature: its output can be synchronized to the Timer1 clock input. Setting C2SYNC of the CM2CON1 Register synchronizes the output of Comparator 2 to the falling edge of the Timer1 clock input (see Figure 9-2 and Register 9-3).

The CM2CON1 register also contains mirror copies of both comparator outputs, MC1OUT and MC2OUT of the CM2CON1 Register. The ability to read both outputs simultaneously from a single register eliminates the timing skew of reading separate registers.

Note: Obtaining the status of C1OUT or C2OUT by reading CM2CON1 does not affect the comparator interrupt mismatch registers.

REGISTER 9-3: CM2CON1: COMPARATOR C2 CONTROL REGISTER 1

R-0	R-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0
MC1OUT	MC2OUT	—	—	—	—	T1GSS	C2SYNC
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	MC10UT: Mirror Copy of C10UT bit (CM1CON0<6>)
-------	---

bit 6 MC2OUT: Mirror Copy of C2OUT bit (CM2CON0<6>)

bit 5-2 Unimplemented: Read as '0'

- bit 1 T1GSS: Timer1 Gate Source Select bit
 - 1 = Timer1 gate source is RA4/AN3/T1G/OSC2/CLKOUT
 - 0 = Timer1 gate source is SYNCC2OUT.
- bit 0 C2SYNC: C2 Output Synchronous Mode bit
 - 1 = C2 output is synchronous to falling edge of TMR1 clock
 - 0 = C2 output is asynchronous

9.2 Comparator Outputs

The comparator outputs are read through the CM1CON0, COM2CON0 or CM2CON1 registers. CM1CON0 and CM2CON0 each contain the individual comparator output of Comparator 1 and Comparator 2, respectively. CM2CON2 contains a mirror copy of both comparator outputs facilitating a simultaneous read of both comparators. These bits are read-only. The comparator outputs may also be directly output to the RA2/AN2/T0CKI/INT/C1OUT and RC4/C2OUT/PH2

I/O pins. When enabled, multiplexers in the output path of the RA2 and RC4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 9-1 and Figure 9-2 show the output block diagrams for Comparators 1 and 2, respectively.

The TRIS bits will still function as an output enable/ disable for the RA2/AN2/T0CKI/INT/C1OUT and RC4/ C2OUT/PH2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C1POL and C2POL bits of the CMxCON0 Register.

Timer1 gate source can be configured to use the T1G pin or Comparator 2 output as selected by the T1GSS bit of the CM2CON1 Register. The Timer1 gate feature can be used to time the duration or interval of analog events. The output of Comparator 2 can also be synchronized with Timer1 by setting the C2SYNC bit of the CM2CON1 Register. When enabled, the output of Comparator 2 is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, Comparator 2 is latched after the prescaler. To prevent a race condition, the Comparator 2 output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator 2 Block Diagram (Figure 9-2) and the Timer1 Block Diagram (Figure 6-1) for more information.

It is recommended to synchronize Comparator 2 with Timer1 by setting the C2SYNC bit when Comparator 2 is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if Comparator 2 changes during an increment.

9.3 Comparator Interrupts

The comparator interrupt flags are set whenever there is a change in the output value of its respective comparator. Software will need to maintain information about the status of the output bits, as read from CM2CON0<7:6>, to determine the actual change that has occurred. The CxIF bits, PIR1<4:3>, are the Comparator Interrupt Flags. Each comparator interrupt bit must be reset in software by clearing it to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CxIE bits of the PIE1 Register and the PEIE bit of the INTCON Register must be set to enable the interrupts. In addition, the GIE bit must also be set. If any of these bits are cleared, the interrupt is not enabled, though the CxIF bits will still be set if an interrupt condition occurs.

The comparator interrupt of the PIC16F785/HV785 differs from previous designs in that the interrupt flag is set by the mismatch edge and not the mismatch level. This means that the interrupt flag can be reset without the additional step of reading or writing the CMxCON0 register to clear the mismatch registers. When the mismatch registers are not cleared, an interrupt will not occur when the comparator output returns to the previous state. When the mismatch registers are cleared, an interrupt will occur when the comparator returns to the previous state.

Note 1:	If a change in the CMxCON0 register (CxOUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CxIF of the PIR1 Reg- ister interrupt flag may not get set.
2:	When either comparator is first enabled, bias circuitry in the Comparator module may cause an invalid output from the comparator until the bias circuitry is stable. Allow about 1 μs for bias settling then clear the mismatch condition and interrupt flags before enabling comparator interrupts.

9.4 Effects of Reset

A Reset forces all registers to their Reset state. This disables both comparators.

10.0 VOLTAGE REFERENCES

There are two voltage references available in the PIC16F785/HV785: The voltage referred to as the comparator reference (CVREF) is a variable voltage based on VDD; The voltage referred to as the VR reference (VR) is a fixed voltage derived from a stable band gap source. Each source may be individually routed internally to the comparators or output, buffered or unbuffered, on the RA1/AN1/C12IN0-/VREF/ICSPCLK pin.

10.1 Comparator Reference

The comparator module also allows the selection of an internally generated voltage reference for one of the comparator inputs. The VRCON register (Register 10-1) controls the voltage reference module shown in Figure 10-1.

10.1.1 CONFIGURING THE VOLTAGE REFERENCE

The voltage reference can output 32 distinct voltage levels, 16 in a high range and 16 in a low range.

The following equation determines the output voltages:

EQUATION 10-1: CVREF OUTPUT VOLTAGE

$$VRR = 1 (low range):$$

$$CVREF = VR < 3:0 > x VDD/24$$

$$VRR = 0 (high range):$$


$$CVREF = (VDD/4) + (VR < 3:0 > x VDD/32)$$

10.1.2 VOLTAGE REFERENCE ACCURACY/ERROR

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 10-1) keep CVREF from approaching VSS or VDD. The exception is when the module is disabled by clearing all CVROE, C1VREN and C2VREN bits. When disabled with VR<3:0> = 0000 and VRR = 1 the reference voltage will be VSS. This allows the comparators to detect a zero-crossing and not consume CVREF module current.

The voltage reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the comparator voltage reference can be found in Table 19-8.





REGISTER 10-1: VRCON: VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
C1VREN ⁽¹⁾	C2VREN ⁽¹⁾	VRR	_	VR3	VR2	VR1	VR0
bit 7							bit 0
Lonondi							
Legend: R = Readable	hit	W = Writable I	oit	II – Unimplor	mented bit, read		
-n = Value at F		'1' = Bit is set	JIL	0 = 0 miniple 0' = Bit is cle	,	x = Bit is unkr	
	UK						IOWII
bit 7	C1VREN: Cor	mparator 1 Volt	age Referenc	e Enable bit ⁽¹⁾			
	1 = CVREF cir	cuit powered or	n and routed t	OC1VREF input	ut of comparato	r 1	
		R routed to C1	-				
bit 6	C2VREN: Cor	mparator 2 Volt	age Referenc	e Enable bit ⁽¹⁾			
		•		•	ut of comparato	r 2	
		R routed to C2	•	•			
bit 5	•	ator Voltage Re	eference CVR	EF Range Sele	ection bit		
	1 = Low Rang 0 = High Rang						
bit 4	Unimplemen	ted: Read as 'o)'				
bit 3-0 VR<3:0>: Comparator Voltage Reference CVREF Value Selection $0 \le VR<3:0> \le 15$							
		1 and CVREN		`	,		
		0 and CVREN N = 0 and VRE		() (<3:0> x VDD/32 VR module	2)	
Note 1: Wh	nen C1VREN, C	2VREN and C	VROE (Regis	ter 10-2) are al	II low, the CVRE	- circuit is powe	ered down and

Note 1: When C1VREN, C2VREN and CVROE (Register 10-2) are all low, the CVREF circuit is powered d does not contribute to IDD current.

10.2 VR Reference Module

The VR Reference module generates a 1.2V nominal output voltage for use by the ADC and comparators. The output voltage can also be brought out to the VREF pin for user applications. This module uses a bandgap as a reference. See Table 19-9 for detailed specifications. Register 10-2 shows the control register for the VR module.

REGISTER 10-2: REFCON: VOLTAGE REFERENCE CONTROL REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
— —		BGST	VRBB	VREN	VROE	CVROE	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 7-6	Unimplemented: Read as '0'
bit 5	BGST: Band Gap Reference Voltage Stable Flag bit
	1 = Reference is stable
	0 = Reference is not stable
bit 4	VRBB: Voltage Reference Buffer Bypass bit
	 1 = VREF output is not buffered. Power is removed from buffer amplifier. 0 = VREF output is buffered⁽¹⁾
bit 3	VREN: Voltage Reference Enable bit (VR = 1.2V nominal) ⁽²⁾
	1 = VR reference is enabled
	0 = VR reference is disabled and does not consume any current
bit 2	VROE: Voltage Reference Output Enable bit
	<u>If CVROE = 0:</u>
	1 = VREF output on RA1/AN1/C12IN0-/VREF/ICSPCLK pin is 1.2 volt VR analog reference 0 = Disabled, 1.2 volt VR analog reference is used internally only
	<u>If CVROE = 1:</u>
	VROE has no effect.
bit 1	CVROE: Comparator Voltage Reference Output Enable bit (see Figure 10-2)
	1 = VREF output on RA1/AN1/C12IN0-/VREF/ICSPCLK pin is CVREF voltage
	0 = VREF output on RA1/AN1/C12IN0-/VREF/ICSPCLK pin is controlled by VROE
bit 0	Unimplemented: Read as '0'
Note 1:	Buffer amplifier common mode limitations require VREF \leq (VDD - 1.4)V for buffered output.

2: VREN is fixed high for PIC16HV785 device.

10.2.1 VR STABILIZATION PERIOD

When the Voltage Reference module is enabled, it will require some time for the reference and its amplifier circuits to stabilize. The user program must include a small delay routine to allow the module to settle. See **Section 19.0** "**Electrical Specifications**" for the minimum delay requirement.





2: VREN is fixed high for PIC16HV785 device.

TABLE 10-1: REGISTERS ASSOCIATED WITH COMPARATOR AND VOLTAGE REFERENCE MODULES MODULES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL0	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
CM1CON0	C1ON	C1OUT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	0000 0000	0000 0000
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	0000 0000	0000 0000
CM2CON1	MC10UT	MC2OUT			—	—	T1GSS	C2SYNC	0010	0010
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	00000	00000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	00000	00000
PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
REFCON	—	—	BGST	VRBB	VREN	VROE	CVROE	—	00 000-	00 000-
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
VRCON	C1VREN	C2VREN	VRR	-	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for comparator.

11.0 OPERATIONAL AMPLIFIER (OPA) MODULE

The OPA module has the following features:

- Two independent Operational Amplifiers
- · External connections to all ports
- 3 MHz Gain Bandwidth Product (GBWP)

11.1 Control Registers

The OPA1CON register, shown in Register 11-1, controls OPA1. OPA2CON, shown in Register 11-2, controls OPA2.

11.2 OPAxCON Register

The OPA module is enabled by setting the OPAON bit of the OPAxCON Register. When enabled, OPAON forces the output driver of RC3/AN7/C12IN3-/OP1 for OPA1, and RC2/AN6/C12IN2-/OP2 for OPA2, into tristate to prevent contention between the driver and the OPA output. The ADC and comparator inputs which share the op amp pins operate normally when the op amp is enabled.

Note: When OPA1 or OPA2 is enabled, the RC3/AN7/C12IN3-/OP1 pin, or RC2/AN6/C12IN2-/OP2 pin, respectively, is driven by the op amp output, not by the PORTC driver. Refer to Table 19-11 for the electrical specifications for the op amp output drive capability.




FIGURE 11-1: OPA MODULE BLOCK DIAGRAM

REGISTER 11-1: **OPA1CON: OP AMP 1 CONTROL REGISTER** R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 OPAON bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 OPAON: Op Amp Enable bit 1 = Op Amp 1 is enabled 0 = Op Amp 1 is disabled bit 6-0 Unimplemented: Read as '0' **OPA2CON: OP AMP 2 CONTROL REGISTER REGISTER 11-2:** R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 OPAON _ ____ _ ___ ____ ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set '0' = Bit is cleared -n = Value at POR x = Bit is unknown bit 7 OPAON: Op Amp Enable bit 1 = Op Amp 2 is enabled 0 = Op Amp 2 is disabled

bit 6-0 Unimplemented: Read as '0'

11.3 Effects of a Reset

A device Reset forces all registers to their Reset state. This disables both op amps.

11.4 OPA Module Performance

Common AC and DC performance specifications for the OPA module:

- Common Mode Voltage Range
- Leakage Current
- Input Offset Voltage
- Open Loop Gain
- Gain Bandwidth Product (GBWP)

Common mode voltage range is the specified voltage range for the OPA+ and OPA- inputs, for which the OPA module will perform to within its specifications. The OPA module is designed to operate with input voltages between 0 and VDD-1.4V. Behavior for common mode voltages greater than VDD-1.4V, or below 0V, are beyond the normal operating range.

Leakage current is a measure of the small source or sink currents on the OPA+ and OPA- inputs. To minimize the effect of leakage currents, the effective impedances connected to the OPA+ and OPA- inputs should be kept as small as possible and equal.

Input offset voltage is a measure of the voltage difference between the OPA+ and OPA- inputs in a closed loop circuit with the OPA in its linear region. The offset voltage will appear as a DC offset in the output equal to the input offset voltage, multiplied by the gain of the circuit. The input offset voltage is also affected by the common mode voltage.

Open loop gain is the ratio of the output voltage to the differential input voltage, (OPA+) - (OPA-). The gain is greatest at DC and falls off with frequency.

Gain Bandwidth Product or GBWP is the frequency at which the open loop gain falls off to 0 dB.

11.5 Effects of Sleep

When enabled, the op amps continue to operate and consume current while the processor is in Sleep mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL0	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
ANSEL1	—	—	—	_	ANS11	ANS10	ANS9	ANS8	1111	1111
OPA1CON	OPAON	—	—	—	—	_	—	—	0	0
OPA2CON	OPAON	—	—	_	_	—	—	—	0	0
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	1111	1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

TABLE 11-1: REGISTERS ASSOCIATED WITH THE OPA MODULE


Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for the OPA module.

NOTES:

12.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a 10-bit binary representation of that signal. The PIC16F785/HV785 has twelve analog I/O inputs, plus two internal inputs, multiplexed into one sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a binary result via successive approximation and stores the result in a 10-bit register. The voltage reference used in the conversion is software selectable to either VDD or a voltage applied by the VREF pin. Figure 12-1 shows the block diagram of the A/D on the PIC16F785/HV785.





12.1 A/D Configuration and Operation

There are four registers available to control the functionality of the A/D module:

- 1. ANSEL0 (Register 12-1)
- 2. ANSEL1 (Register 12-2)
- 3. ADCON0 (Register 12-3)
- 4. ADCON1 (Register 12-4)

12.1.1 ANALOG PORT PINS

The ANS<11:0> bits, of the ANSEL1 and ANSEL0 Registers, and the TRISA<4,2:0>, TRISB<5:4> and TRISC<7:6,3:0>> bits control the operation of the A/D port pins. Set the corresponding TRISx bits to '1' to set the pin output driver to its high-impedance state. Likewise, set the corresponding ANSx bit to disable the digital input buffer.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input
	buffer to conduct excess current.

12.1.2 CHANNEL SELECTION

There are fourteen analog channels on the PIC16F785/ HV785. The CHS<3:0> bits of the ADCON0 Register control which channel is connected to the sample and hold circuit.

12.1.3 VOLTAGE REFERENCE

There are two options for the voltage reference to the A/D converter: either VDD is used or an analog voltage applied to VREF is used. The VCFG bit of the ADCON0 Register controls the voltage reference selection. If VCFG is set, then the voltage on the VREF pin is the reference; otherwise, VDD is the reference.

12.1.4 CONVERSION CLOCK

The A/D conversion cycle requires 11 TAD. The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 Register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

For correct conversion, the A/D conversion clock (1/TAD) must be selected to ensure a minimum TAD of 1.6 μ s. Table 12-1 shows a few TAD calculations for selected frequencies.

A/D Clock	Source (TAD)	Device Frequency						
Operation	ADCS2:ADCS0	20 MHz	5 MHz	4 MHz	1.25 MHz			
2 Tosc	000	100 ns ⁽²⁾	400 ns ⁽²⁾	500 ns ⁽²⁾	1.6 μs			
4 Tosc	100	200 ns ⁽²⁾	800 ns ⁽²⁾	1.0 μs (2)	3.2 μs			
8 Tosc	001	400 ns ⁽²⁾	1.6 μs	2.0 μs	6.4 μs			
16 Tosc	101	800 ns ⁽²⁾	3.2 μs	4.0 μs	12.8 μs ⁽³⁾			
32 Tosc	010	1.6 μs	6.4 μs	8.0 μs (3)	25.6 μs ⁽³⁾			
64 Tosc	110	3.2 μs	12.8 μs ⁽³⁾	16.0 μs ⁽³⁾	51.2 μs ⁽³⁾			
A/D RC	x11	2-6 μs ^{(1), (4)}						

TABLE 12-1: TAD VS. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

Note 1: The A/D RC source has a typical TAD time of 4 μ s for VDD > 3.0V.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: When the device frequency is greater than 1 MHz, the A/D RC clock source is only recommended if the conversion will be performed during Sleep.

12.1.5 STARTING A CONVERSION


The A/D conversion is initiated by setting the GO/DONE bit (ADCON0<1>). When the conversion is complete, the A/D module:

- Clears the GO/DONE bit
- Sets the ADIF flag (PIR1<6>)
- · Generates an interrupt (if enabled)

If the conversion must be aborted, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete A/D conversion sample. Instead, the ADRESH:ADRESL registers will retain the value of the previous conversion. After an aborted conversion, a 2 TAD delay is required before another acquisition can be initiated. Following the delay, an input acquisition is automatically started on the selected channel.

Note: The GO/DONE bit should not be set in the same instruction that turns on the A/D.


FIGURE 12-2: A/D CONVERSION TAD CYCLES



12.1.6 CONVERSION OUTPUT

The A/D conversion can be supplied in two formats: left or right justified. The ADFM bit of the ADCON0 register controls the output format. Figure 12-3 shows the output formats.

FIGURE 12-3: 10-BIT A/D RESULT FORMAT



REGISTER 12-1: ANSEL0: ANALOG SELECT REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANS7 | ANS6 | ANS5 | ANS4 | ANS3 | ANS2 | ANS1 | ANS0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ANS<7:0>: Analog Select bits

Analog select between analog or digital function on pins AN<7:0>, respectively.

- 1 = Analog input. Pin is assigned as analog input.⁽¹⁾
- 0 = Digital I/O. Pin is assigned to port or special function.
- **Note 1:** Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change, if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin. Port reads of pins configured assigned as analog inputs will read as '0'.

REGISTER 12-2: ANSEL1: ANALOG SELECT REGISTER

U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	—	ANS11	ANS10	ANS9	ANS8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 Unimplemented: Read as '0'

bit 3-0 ANS<11:8>: Analog Select bits

Analog select between analog or digital function on pins AN<11:8>, respectively.

1 = Analog input. Pin is assigned as analog input.⁽¹⁾

0 = Digital I/O. Pin is assigned to port or special function.

Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change, if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin. Port reads of pins assigned as analog inputs will read as '0'.

TABLE 12-2: ANALOG SELECT CROSS REFERENCE

Mode		Reference										
Analog Select	ANS11	ANS10	ANS9	ANS8	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0
Analog Channel	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
I/O Pin	RB5	RB4	RC7	RC6	RC3	RC2	RC1	RC0	RA4	RA2	RA1	RA0



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON					
bit 7	÷	·				· · ·	bit					
Legend:	1.12											
R = Readable		W = Writable		U = Unimplemented bit, re-								
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own					
bit 7	ADFM: A/D	Result Formed	Select bit									
	1 = Right jus	stified										
	0 = Left justi	fied										
bit 6	VCFG: Volta	ige Reference b	it									
		1 = VREF pin										
h # F 0	0 = VDD		Colort hite									
bit 5-2		Analog Channel nnel 00 (AN0)	Select bits									
		nnel 01 (AN1)										
		nnel 02 (AN2)										
		nnel 03 (AN3)										
	0100 = Cha	nnel 04 (AN4)										
		nnel 05 (AN5)										
		nnel 06 (AN6)										
		nnel 07 (AN7)										
		nnel 08 (AN8)										
	1001 = Channel 09 (AN9)											
	1010 = Channel 10 (AN10) 1011 = Channel 11 (AN11)											
	1011 = CVREF											
	1101 = VR											
	1110 = Res	erved. Do not us	se.									
	1111 = Res	erved. Do not us	se.									
bit 1	GO/DONE:	A/D Conversion	Status bit									
		version cycle in										
		s automatically oversion complete			ie A/D convers	sion has complete	ed.					
bit 0	ADON: A/D	-										
v		verter module is	enabled									

REGISIER	K 12-4: ADCO	NT: A/D COI	VIROL REG	DISIERI				
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
_	ADCS2	ADCS1	ADCS0		_	—	—	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown					
-n = Value at POR		'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 6-4	ADCS<2:0>:	A/D Conversion	on Clock Sele	ct bits				
bit 7 bit 6-4	-	ted: Read as ' A/D Conversion		ct bits				
	000 = Fosc/ 001 = Fosc/ 010 = Fosc/ x11 = Frc (c 100 = Fosc/ 101 = Fosc/ 110 = Fosc/	8 32 clock derived fi 4 16	rom a dedicat	ed internal osci	llator = 500 kl	Hz max)		
bit 3-0	Unimplemen	ted: Read as	0'					

REGISTER 12-4: ADCON1: A/D CONTROL REGISTER 1

12.1.7 CONFIGURING THE A/D

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.

To determine sample time, see Table 19-16 and Table 19-17. After this sample time has elapsed, the A/D conversion can be started.

These steps should be followed for an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog/digital I/O (ANSx)
 - Select A/D conversion clock in the ADCON1 Register
 - Configure voltage reference in the ADCON0
 Register
 - Select A/D input channel in the ADCON0 Register
 - Select result format in the ADCON0 Register
 - Turn on A/D module in the ADCON0 Register
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit of the PIR1 Register
 - Set ADIE bit of the PIE1 Register
 - Set PEIE and GIE bits of the INTCON Register
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared (with interrupts disabled); OR
 - · Waiting for the A/D interrupt
- Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

EXAMPLE 12-1: A/D CONVERSION

;This code block configures the $\ensuremath{\mathsf{A}}\xspace/\ensuremath{\mathsf{D}}\xspace$; for polling, Vdd reference, R/C clock ;and RAO input. ;Conversion start and wait for complete ;polling code included. BCF STATUS, RP1 ; Bank 1 BSF STATUS, RP0 ; MOVLW B'01110000' ;A/D RC clock MOVWF ADCON1 BSF TRISA,0 ;Set RAO to input BSF ;Set RA0 to analog ANSEL0,0 STATUS, RP0 ; Bank 0 BCF B'10000001' ;Right, Vdd Vref, ANO MOVLW MOVWF ADCON0 CALL SampleTime ; Wait min sample time BSF ADCON0,GO ;Start conversion BTFSC ADCON0,GO ; Is conversion done? GOTO \$-1 ;No, test again MOVF ADRESH,W ;Read upper 2 bits MOVWF RESULTHI BSF STATUS, RP0 ; Bank 1 MOVF ADRESL,W ;Read lower 8 bits STATUS, RP0 ; Bank 0 BCF MOVWF RESULTLO

12.2 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 12-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 12-4. **The maximum recommended impedance for analog sources is 10 k** Ω . As the impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 12-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

EQUATION 12-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega$ 5.0V VDD
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + Tc + TCOFF$

 $= 5\mu s + Tc + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for Tc can be approximated with the following equations:

T

$$V_{APPLIED}\left(1 - \frac{1}{2047}\right) = V_{CHOLD} \qquad ;[1] Vchold charged to within 1/2 lsb$$
$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad ;[2] Vchold charge response to Vapplied$$

$$V_{APPLIED}\left(1-e^{\frac{-1C}{RC}}\right) = V_{APPLIED}\left(1-\frac{1}{2047}\right) \quad ;Combining [1] and [2]$$

Solving for Tc:

$$Tc = -CHOLD(Ric + Rss + Rs) \ln(1/2047)$$

= -10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)
= 1.37\mus
e:

Therefore:


$$Tacq = 5\mu s + 1.37\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 7.62\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.





When the A/D clock source is something other than

RC, a SLEEP instruction causes the present conversion

to be aborted and the A/D module is turned off. The

ADON bit remains set.

12.3 A/D Operation During Sleep

The A/D Converter module can operate during Sleep. This requires the A/D clock source to be set to the FRC option. When the RC clock source is selected, the A/D waits one instruction before starting the conversion. This allows the SLEEP instruction to be executed, thus eliminating much of the switching noise from the conversion. When the conversion is complete, the GO/ DONE bit is cleared and the result is loaded into the ADRESH:ADRESL registers. If the A/D interrupt is enabled (ADIE and PEIE bits set), the device awakens from Sleep. If the GIE bit of the INTCON Register is set, the program counter is set to the interrupt vector (0004h). If GIE is clear, the next instruction is executed. If the A/D interrupt is not enabled, the A/D module is turned off, although the ADON bit remains set.

Full-Scale Range 3FFh 3FEh 3FDh 3FCh 1 LSb ideal A/D Output Code 3FBh Full-Scale Transition 004h 003h 002h 001h 000h Analog Input Voltage 1 LSb ideal VREF Zero-Scale 0V Transition

FIGURE 12-5: A/D TRANSFER FUNCTION

12.4 Effects of Reset

A device Reset forces all registers to their Reset state. Thus, the A/D module is turned off and any pending conversion is aborted. The ADRESH:ADRESL registers are unchanged.

12.5 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP module. This requires that the CCP1M3:CCP1M0 bits of the CCP1CON Register be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRESH:ADRESL to the desired location).

The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter. See **Section 8.0 "Capture/Compare/PWM (CCP) Module**" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0	ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	0000 0000
ADCON1	—	ADCS2	ADCS1	ADCS0	—	—	—	_	-000	-000
ADRESH	Most Signi	ficant 8 bits o	of the left just	ified A/D resul	t or 2 bits of th	ne right justifi	ed result		xxxx xxxx	uuuu uuuu
ADRESL	Least Sign	ificant 2 bits	of the left jus	tified A/D resu	It or 8 bits of t	he right justif	ied result		xxxx xxxx	uuuu uuuu
ANSEL0	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
ANSEL1	—	—	—	—	ANS11	ANS10	ANS9	ANS8	1111	1111
INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000
PORTA	-	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
PORTB	RB7	RB6	RB5	RB4	—	—	—	-	xxxx	uuuu
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	-	1111	1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

TABLE 12-3: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D module.

NOTES:

13.0 TWO-PHASE PWM

The two-phase PWM (Pulse Width Modulator) is a stand-alone peripheral that supports:

- Single or dual-phase PWM
- Single complementary output PWM with overlap/ delay
- Sync input/output to cascade devices for additional phases

Setting either, or both, of the PH1EN or PH2EN bits of the PWMCON0 register will activate the PWM module (see Register 13-1). If PH1 is used then TRISC<1> must be cleared to configure the pin as an output. The same is true for TRISC<4> when using PH2. Both PH1EN and PH2EN must be set when using Complementary mode.

13.1 PWM Period

The PWM period is derived from the main clock (Fosc), the PWM prescaler and the period counter (see Figure 13-1). The prescale bits of the PWMP Register, (see Register 13-2) determine the value of the clock divider which divides the system clock (Fosc) to the pwm_clk. This pwm_clk is used to drive the PWM counter. In Master mode, the PWM counter is reset when the count reaches the period count of the PER Register, (see Register 13-2), which determines the frequency of the PWM. The relationship between the PWM frequency, prescale and period count is shown in Equation 13-1.

EQUATION 13-1: PWM FREQUENCY

$$PWM_{FREQ} = \frac{FOSC}{(2^{PWMP} \cdot (PER + 1))}$$

The maximum PWM frequency is Fosc/2, since the period count must be greater than zero.

In Slave mode, the period counter is reset by the SYNC input, which is the master device period counter reset. For proper operation, the slave period count should be equal to or greater than that of the master.

13.2 PWM Phase

Each enabled phase output is driven active when the phase counter matches the corresponding PWM phase count in the PH Register (see Register 13-3 and Register 13-4). The phase output remains true until terminated by a feedback signal from either of the comparators or the auto-shutdown activates.

Phase granularity is a function of the period count value. For example, if PER<4:0> = 3, each output can be shifted in 90° steps (see Equation 13-2).

EQUATION 13-2: PHASE RESOLUTION

 $Phase_{DEG} = \frac{360}{(PER+1)}$

13.3 PWM Duty Cycle

Each PWM output is driven inactive, terminating the drive period, by asynchronous feedback through the internal comparators. The duty cycle resolution is in effect infinitely adjustable. Either or both comparators can be used to reset the PWM by setting the corresponding comparator enable bit (CxEN, see Register 13-3). Duty cycles of 100% can be obtained by suppressing the feedback which would otherwise terminate the pulse.

The comparator outputs can be "held off", or blanked, by enabling the corresponding BLANK bit (BLANKx, see Register 13-1) for each phase. The blank bit disables the comparator outputs for 1/2 of a system clock (Fosc), thus ensuring at least Tosc/2 active time for the PWM output. Blanking avoids early termination of the PWM output which may result due to switching transients at the beginning of the cycle.

13.4 Master/Slave Operation

Multiple chips can operate together to achieve additional phases by operating one as the master and the others as slaves. When the PWM is configured as a master, the RB7/SYNC pin is an output and generates a high output for one pwm_clk period at the end of each PWM period (see Figure 13-4).

When the PWM is configured as a slave, the RB7/ SYNC pin is an input. The high input from a master in this configuration resets the PWM period counter which synchronizes the slave unit at the end of each PWM period. Proper operation of a slave device requires a common external FOSC clock source to drive the master and slave. The PWM prescale value of the slave device must also be identical to that of the master. As mentioned previously, the slave period count value must be greater than or equal to that of the master.

The PWM Counter will be reset and held at zero when both PH1EN and PH2EN of the PWMCON0 Register are false. If the PWM is configured as a slave, the PWM Counter will remain reset at zero until the first SYNC input is received.

13.5 Active PWM Output Level

The PWM output signal can be made active-high or active-low by setting or resetting the corresponding POL bit (see Register 13-3 and Register 13-4). When POL is '1' the active output state is VOL. When POL is '0' the active output state is VOH.

13.6 Auto-Shutdown and Auto-Restart

When the PWM is enabled, the PWM outputs may be configured for auto-shutdown by setting the PASEN bit (see Register 13-1). VIL on the RA2/AN2/T0CKI/INT/ C1OUT pin will cause a shutdown event if auto-shutdown is enabled. An auto-shutdown event immediately places the PWM outputs in the inactive state (see **Section 13.5 "Active PWM Output Level"**) and the PWM phase and period counters are reset and held to zero. The PWMASE bit (see Register 13-2) is set by hardware when a shutdown event occurs. If automatic restarts are not enabled (PRSEN = 0, see

Register 13-1), PWM operation will not resume until the PWMASE bit is cleared by firmware after the shutdown condition clears. The PWMASE bit can not be cleared as long as the shutdown condition exists. If automatic restarts are not enabled, the auto-shutdown mode can be forced by writing a '1' to the PWMASE bit.

If automatic restarts are enabled (PRSEN = 1), the PWMASE bit is automatically cleared and PWM operation resumes when the auto-shutdown event clears (VIH on the RA2/AN2/T0CKI/INT/C1OUT pin).




FIGURE 13-1: TWO-PHASE PWM SIMPLIFIED BLOCK DIAGRAM



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
PRSEN	PASEN	BLANK2	BLANK1	SYNC1	SYNC0	PH2EN	PH1EN					
bit 7		·	·	·			bit					
Legend:												
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'						
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 7	-	/M Restart Ena				-11						
	tion goe	uto-shutdown, t s away. The P\ uto-shutdown, t	VM restarts au	utomatically.		•						
bit 6	•	PASEN: PWM Auto-Shutdown Enable bit										
	0 = PWM a	0 = PWM auto-shutdown is disabled										
	1 = VIL on II	NT pin will caus	e auto-shutdo	wn event								
bit 5	BLANK2: P	BLANK2: PH2 Blanking bit ⁽¹⁾ 1 = The PH2 pin is active for a minimum of 1/2 of an Fosc clock period after it is set										
		2 pin is active for 2 pin is reset as				after it is set						
bit 4	BLANK1: PH1 Blanking bit ⁽¹⁾											
		1 pin is active for 1 pin is reset as				after it is set						
bit 3-2	SYNC<1:0>	SYNC<1:0>: SYNC Pin Function bits										
	eral p	0x = SYNC pin not used for PWM. PWM acts as its own master. RB7/SYNC pin is available for gen eral purpose I/O.										
		 10 = SYNC pin acts as system slave, receiving the PWM counter reset pulse 11 = SYNC pin acts as system master, driving the PWM counter reset pulse 										
bit 1		2 Pin Enabled b										
		H2 pin is driven H2 pin is not use	•	•								
bit 0	PH1EN: PH	1 Pin Enabled b	oit									
		1 pin is driven t 1 pin is not use										
Note 1:	Blanking is disat		•	•	e. See COMOD	0<1:0> bits in th	e PWMCON					

register (Register 13-5) for more information.

REGISTER 1	3-2: PWMC		LOCK CON	I ROL REGIS	IER		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWMASE	PWMP1	PWMP0	PER4	PER3	PER2	PER1	PER0
bit 7							bit C
Logondi							
Legend: R = Readable	hit	W = Writable	hit		mented bit, read	d ac '0'	
-n = Value at		'1' = Bit is set		$0^{\circ} = \text{Bit is cle}$		x = Bit is unkr	
		1 - Dit 13 3et			aleu		
bit 7 bit 6-5	1 = A shute PWMP<1:0>: 00 = pwm_c 01 = pwm_c 10 = pwm_c	butputs are ope down event has PWM Clock P Clk = Fosc ÷ 1 Clk = Fosc ÷ 2 Clk = Fosc ÷ 4 Clk = Fosc ÷ 8	s occured. PV	VM outputs are	inactive.		
bit 4-0	00000 = Not 00001 = Per 0 = 01111 = Per 10000 = Per 1 = 11110 = Per	iod = 16/pwm_ iod = 17/pwm_	= 1/pwm_clk) lk2 clk clk clk				

REGISTER 13-2: PWMCLK: PWM CLOCK CONTROL REGISTER



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
POL	C2EN	C1EN	PH4	PH3	PH2	PH1	PH0			
bit 7							bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	POL: PH1 C	Output Polarity b	it							
		n is active-low n is active-high								
bit 6		parator 2 Enabl								
		<u>OD<1:0> = 00</u> (1 1 is reset when		hiah						
	0 = PH	1 ignores Comp	parator 2	nigh						
		$OD < 1:0 > = X1^{(1)}$								
		mplementary dr mparator 2 is ig		s when C2OUT	goes high					
		<u>OD<1:0> = 10⁽¹</u>								
	C2EN h	as no effect								
bit 5	C1EN: Com	parator 1 Enabl	e bit							
		<u>OD<1:0> = 00</u> (1								
		1 is reset when		high						
		1 ignores Comp OD<1:0> = X1 ⁽¹								
				when C1OUT	goes high					
	 1 = Complementary drive terminates when C1OUT goes high 0 = Comparator 1 is ignored 									
		$OD < 1:0 > = 10^{(1)}$)							
	-	as no effect								
bit 4-0		WM Phase bits	、							
		$OD < 1:0 > = 00^{(1)}$		d offer felling of			141 deleve er			
	00000 =	PH1 starts 1 p expressed rela	-	-	age of Strike p	uise. All other P	n i delays al			
	00001 =	PH1 is delaye								
	•••• =	-								
		PH1 is delaye		_clk pulses						
		$\frac{OD < 1:0}{OD} = x1 c$								
	00000 =	Complementa delays are exp		1 pwm_clk peri /e to this time.	od atter falling	eage of SYNC p	ouise. All othe			
	00001 =	Complementa			pwm_clk pulse	•				
					-					
	••••• =	••• Complementa								


Note 1: See PWMCON1 register (Register 13-5).

© 2008 Microchip Technology Inc.


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
POL	C2EN	C1EN	PH4	PH3	PH2	PH1	PH0			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	id as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 7	POL: PH2 O	utput Polarity b	it							
	1 = PH2 Pin									
		is active high								
bit 6	•	arator 2 Enable								
		$D < 1:0 > = 0.0^{(1)}$								
		is reset when		high						
		2 ignores Comp)D<1:0> = 1x_0								
		as no effect								
bit 5	C1EN: Comp	arator 1 Enable	e bit							
	•	$D < 1:0 > = 00^{(1)}$								
		is reset when		high						
		ignores Comp								
		D < 1:0 > = 1X 0	<u>r x1</u> (1)							
		as no effect								
bit 4-0		VM Phase bits)							
	When COMOD<1:0> = 00 ⁽¹⁾ 00000 = PH2 starts 1 pwm_clk period after falling edge of SYNC pulse. All other PH2 delays are									
	00000 =					puise. All other r	TIZ UEIAYS AI			
	expressed relative to this time. 00001 = PH2 is delayed by 1 pwm_clk pulse									
	••••• = •••									
	11111 =	PH2 is delay	ed by 31 pwn	n_clk pulses						
		$D < 1:0 > = 1x^{(1)}$		·		(III:)				
	00000 =				_cik period afte	er falling edge of	r SYNC puise			
	00001 =	= Complement								
	•••••				, ou by 1 p					
		- Complement		nination is dela	yed by 31 pwm	_clk pulses				
		$D < 1:0 > = 01^{(1)}$								
	PH<4:0:	> has no effect.								

REGISTER 13-4: PWMPH2: PWM PHASE 2 CONTROL REGISTER

Note 1: See PWMCON1 register (Register 13-5).







13.7 Example Single Phase Application

Figure 13-4 shows an example of a single phase buck voltage regulator application. The PWM output drives Q1 with pulses to alternately charge and discharge L1. C4 holds the charge from L1 during the inactive cycle of the drive period. R4 and C3 form a ramp generator.

At the beginning of the PWM period, the PWM output goes high causing the voltage on C3 to rise concurrently with the current in L1. When the voltage across C3 reaches the threshold level present at the positive input of Comparator 1, the comparator output changes and terminates the drive output from the PWM to Q1. When Q1 is not driven, the current path to L1 through Q1 is interrupted, but since the current in L1 cannot stop instantly, the current continues to flow through D2 as L1 discharges into C4. D1 quickly discharges C3 in preparation of the next ramp cycle. Resistor divider R5 and R6 scale the output voltage, which is inverted and amplified by Op Amp 1, relative to the reference voltage present at the non-inverting pin of the op amp. R3, C5 and C2 form the inverting stabilization gain feedback of the amplifier. The VR reference supplies a stable reference to the non-inverting input of the op amp, which is tweaked by the voltage source created by a secondary time based PWM output of the CCP and R1 and C1.

Output regulation occurs by the following principle: If the regulator output voltage is too low, then the voltage to the non-inverting input of Comparator 1 will rise, resulting in a higher threshold voltage and, consequently, longer PWM drive pulses into Q1. If the output voltage is too high, then the voltage to the non-inverting input of Comparator 1 will fall, resulting in shorter PWM drive pulses into Q1.




FIGURE 13-4: EXAMPLE SINGLE PHASE APPLICATION

13.8 PWM Configuration

When configuring the Two-Phase PWM, care must be taken to avoid active output levels from the PH1 and PH2 pins before the PWM is fully configured. The following sequence is suggested before the TRISC register or any of the Two-Phase PWM control registers are first configured:

- Output inactive (OFF) levels to the PORTC RC1/ AN5/C12IN1-/PH1 and RC4/C2OUT/PH2 pins.
- Clear TRISC bits 1 and 4 to configure the PH1 and PH2 pins as outputs.
- Configure the PWMCLK, PWMPH1, PWMPH2, and PWMCON1 registers.
- Configure the PWMCON0 register.

EXAMPLE 13-1: PWM SETUP EXAMPLE

```
;Example to configure PH1 as a free running PWM output using the SYNC output as the duty cycle
itermination feedback.
;This requires an external connection between the SYNC output and the comparator input.
;SYNC out = RB7 on pin 10
;C1 inverting input = RC2/AN6 on pin 14
;Configure PH1, PH2 and SYNC pins as outputs
;First, ensure output latches are low
   BCF
          PORTC,1
                       ;PH1 low
   BCF
                         ;PH2 low
           PORTC,4
                       ;SYNC low
   BCF
         PORTB.7
;Configure the I/Os as outputs
   BANKSEL TRISB
   BCF TRISC,1
                       ;PH1 output
         TRISC,4
   BCF
                        ;PH2 output
   BCF
          TRISB,7
                         ;SYNC output
;PH1 shares its function with AN5
;Configure AN5 as digital I/O
  BCF
         ANSEL0,5 ;AN5 is digital, all others default as analog
;Configure the PWM but don't enable PH1 or PH2 yet
  BANKSEL PWMCLK
;PWM control setup
  MOVLW B'00001100' ; auto shutdown off, no blanking, SYNC on, PH1 and PH2 off
   MOVWF PWMCON0 ;see data sheet page 93
;PWM clock setup
   MOVLW B'00111101' ;pwm_clk = Fosc, 30 clocks in PWM period
                        ;see data sheet page 94
   MOVWF
           PWMCLK
;PH1 setup
  MOVLW B'00101111' ;non-inverted, terminate on C1, Start on clock 15
   MOVWF PWMPH1
                       ;see data sheet page 95
;PH2 setup
  MOVLW B'00110101' ;non-inverted, terminate on C1, Start on clock 21
   MOVWF PWMPH2
                        ;see data sheet page 96
;Configure Comparator 1
  MOVLW B'10011110' ;C1 on, internal, inverted, normal speed, +:C1VREF, -:AN6
   MOVWF
          CM1CON0
                         ;see data sheet page 68
;Configure comparator voltage reference
   BANKSEL VRCON
   MOVIW B'10101100'
                      ;C1VREN on, low range, CVREF= VDD/2
  MOVWF VRCON
                       ;see data sheet page 72
; Everything is setup at this point so now it is time to enable PH1
   BANKSEL PWMCON0
   BSF
         PWMCON0,PH1EN ;enable PH1
;Module is running autonomously at this point
```

13.9 Complementary Output Mode

The Two-Phase PWM module may be configured to operate in a Complementary Output mode where PH1 and PH2 are always 180 degrees out-of-phase (see Figure 13-5). Three complementary modes are available and are selected by the COMOD<1:0> bits in the PWMCON1 register (see Register 13-5). The difference between the modes is the method by which the PH1 and PH2 outputs switch from the active to the inactive state during the PWM period.

In Complementary mode, there are three methods by which the duty cycle can be controlled. These modes are selected with the COMOD<1:0> bits (see Register 13-5). In each of these modes, the duty cycle is started when the pwm_count = PWMPH1<4:0> and terminates on one of the following:

- Feedback through C1 or C2
- When the pwm_count equals PWMPH1<4:0>
- · Combined feedback and pwm_count match

When COMOD<1:0> = 01, the duty cycle is controlled only by feedback through comparator C1 or C2. In this mode, the active drive cycle starts when pwm_count equals PWMPH1<4:0> and terminates when comparator C1's output goes high (if enabled by PWMPH1<5> = 1) or when comparator C2 output goes high (if enabled by PWMPH1<6> = 1).

When COMOD<1:0> = 10, the duty cycle is controlled only by the PWM Phase counter. In this mode, the active drive cycle starts when the pwm_count equals PWMPH1<4:0> and terminates when the pwm_count equals PWMPH2<4:0>. For example, free running 50% duty cycle can be accomplished by setting COMOD<1:0> = 10 and choosing appropriate values for PWMPH1<4:0> and PWMPH2<4:0>.

When COMOD<1:0> = 11, the duty cycle is controlled by the phase counter or feedback through comparator C1 or C2. For example, in this mode, the maximum duty cycle is determined by the values of PWMPH1<4:0> (duty cycle start) and PWMPH2<4:0> (duty cycle end). The duty cycle can be terminated earlier than the maximum by feedback through comparator C1 or C2.

13.9.1 DEAD BAND CONTROL

The Complementary Output mode facilitates driving series connected MOSFET drivers by providing dead band drive timing between each phase output (see Figure 13-6). Dead band times are selectable by the CMDLY<4:0> bits of the PWMCON1 register. Delays from 0 to 155 nanoseconds (typical) with a resolution of 5 nanoseconds (typical) are available.

13.9.2 OVERLAP CONTROL

Overlap timing can be accomplished by configuring the Complementary mode for the desired output polarity and overlap time (as dead time) then swapping the output connections and inverting the outputs. For example, to configure a complementary drive for 55 ns of overlap and an active-high drive output on PH1 and an active-low drive output on PH2, set the PWM control registers as follows:

- Connect PH1 driver to PH2 output
- Connect PH2 driver to PH1 output
- Initialize PORTC<1> to 1 (PH2 driver off)
- Initialize PORTC<4> to 0 (PH1 driver off)
- Set TRISC<1,4> to 0 for output
- Set PWMPH1<POL> to 1 (Inverted PH1)
- Set PWMPH2<POL> to 1 (Non-Inverted PH2)
- Set PWMCON1 for 55 ns delay and desired termination (comparator, count or both)
- Set PWMCON0 desired SYNC and auto-shutdown configuration and to enable PH1 and PH2

13.9.3 SHUTDOWN IN COMPLEMENTARY MODE

During shutdown the PH1 and PH2 complementary outputs are forced to their inactive states (see Figure 13-5). When shutdown ceases the PWM outputs revert to their start-up states for the first cycle which is PH1 inactive (output undriven) and PH2 active (output driven).



REGISTER 13-5: PWMCON1: PWM CONTROL REGISTER 1

U-0	R/W-0						
—	COMOD1	COMOD0	CMDLY4	CMDLY3	CMDLY2	CMDLY1	CMDLY0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-5	 COMOD<1:0>: Complementary Mode Select bits⁽¹⁾ 00 = Normal two-phase operation. Complementary mode is disabled. 01 = Complementary operation. Duty cycle is terminated by C1OUT or C2OUT. 10 = Complementary operation. Duty cycle is terminated by PWMPH2<4:0> = pwm_count. 11 = Complementary operation. Duty cycle is terminated by PWMPH2<4:0> = pwm_count or C1OUT or C2OUT.
bit 4-0	CMDLY<4:0>: Complementary Drive Dead Time bits (typical) 00000 = Delay = 0 00001 = Delay = 5 ns 00010 = Delay = 10 ns = 11111 = Delay = 155 ns

Note 1: PWMCON0<1:0> must be set to '11' for Complementary mode operation.

FIGURE 13-5: COMPLEMENTARY OUTPUT PWM BLOCK DIAGRAM





FIGURE 13-6: COMPLEMENTARY OUTPUT PWM TIMING



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH1	C1CH0	0000 0000	0000 0000
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH1	C2CH0	0000 0000	0000 0000
PWMCLK	PWMASE	PWMP1	PWMP0	PER4	PER3	PER2	PER1	PER0	0000 0000	0000 0000
PWMCON0	PRSEN	PASEN	BLANK2	BLANK1	SYNC1	SYNC0	PH2EN	PH1EN	0000 0000	0000 0000
PWMCON1	—	COMOD1	COMOD0	CMDLY4	CMDLY3	CMDLY2	CMDLY1	CMDLY0	-000 0000	-000 0000
PWMPH1	POL	C2EN	C1EN	PH4	PH3	PH2	PH1	PH0	0000 0000	0000 0000
PWMPH2	POL	C2EN	C1EN	PH4	PH3	PH2	PH1	PH0	0000 0000	0000 0000
REFCON	_	_	BGST	VRBB	VREN	VROE	CVROE	—	00 000-	00 000-
VRCON	C1VREN	C2VREN	VRR		VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by data PWM module.

14.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory:

- EECON1
- EECON2 (not a physically implemented register)
- EEDAT
- EEADR

EEDAT holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. The PIC16F785/HV785 has 256 bytes of data EEPROM with an address range from 0h to FFh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip-to-chip. Please refer to AC Specifications in **Section 19.0 "Electrical Specifications"** for exact limits.

When the data memory is code-protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access the data EEPROM data and will read zeroes.

REGISTER 14-1: EEDAT: EEPROM DATA REGISTER

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEDAT7 | EEDAT6 | EEDAT5 | EEDAT4 | EEDAT3 | EEDAT2 | EEDAT1 | EEDAT0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 **EEDATn**: Byte Value to Write to or Read From Data EEPROM bits

REGISTER 14-2: EEADR: EEPROM ADDRESS REGISTER

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEADR7 | EEADR6 | EEADR5 | EEADR4 | EEADR3 | EEADR2 | EEADR1 | EEADR0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 EEADR: Specifies one of 256 locations for EEPROM Read/Write Operation bits

14.1 EECON1 and EECON2 Registers

EECON1 is the control register with four low-order bits physically implemented. The upper four bits are nonimplemented and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit, clear it and rewrite the location. The EEDAT and EEADR registers are cleared by a Reset. Therefore, the EEDAT and EEADR registers will need to be re-initialized. Interrupt flag EEIF bit of the PIR1 Register is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

Note:	The	EECON1,	EEDAT	and	EEADR	
	regis	ters should i	not be mo	odified	during a	
	data EEPROM write (WR bit = 1).					

REGISTER 14-3: EECON1: EEPROM CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0
—	_	—	_	WRERR	WREN	WR	RD
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 7-4	IUnimplemented: Read as '0'
bit 3	WRERR: EEPROM Error Flag bit
	 1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR reset)
	0 = The write operation completed
bit 2	WREN: EEPROM Write Enable bit
	 1 = Allows write cycles 0 = Inhibits write to the data EEPROM
bit 1	WR: Write Control bit
	 1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can only be set, not cleared, in software.)
	0 = Write cycle to the data EEPROM is complete
bit 0	RD: Read Control bit
	 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set, not cleared, in software.)

0 = Does not initiate an EEPROM read

14.2 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD of the EECON1 Register, as shown in Example 14-1. The data is available, in the very next cycle, in the EEDAT register. Therefore, it can be read in the next instruction. EEDAT holds this value until another read, or until it is written to by the user (during a write operation).

EXAMPLE 14-1:	DATA EEPROM READ
EAAIVIFLE 14-1.	

BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	CONFIG_ADDR	;
MOVWF	EEADR	;Address to read
BSF	EECON1,RD	;EE Read
MOVF	EEDAT,W	;Move data to W

14.3 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDAT register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 14-2.

EXAMPLE 14-2:	DATA EEPROM WRITE
$\Box \land \land$	

	BSF	STATUS, RPO	;Bank 1
	BCF	STATUS, RP1	;
	BSF	EECON1,WREN	;Enable write
	BCF	INTCON,GIE	;Disable INTs
	BTFSC	INTCON,GIE	;See AN-576
	GOTO	\$-2	;
	MOVLW	55h	;Unlock write
e e e	MOVWF	EECON2	;
Required	MOVLW	AAh	;
bed	MOVWF	EECON2	;
ഷ്ത്	BSF	EECON1,WR	;Start the write
	BSF	INTCON,GIE	;Enable INTs

The write will not initiate if the sequence in Example 14-2 is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in the hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit of the PIR1 Register must be cleared by software.

14.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM should be verified (see Example 14-3) to the desired value to be written.

EXAMPLE	14-3:	WRITE	VERIFY

BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVF	EEDAT,W	;EEDAT not changed
		from previous write
BSF	EECON1,RD	;YES, Read the
		; value written
XORWF	EEDAT,W	;
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
		;Yes, continue

14.4.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM (specification D124) without exceeding the total number of write cycles to a single byte (specifications D120 and D120A). If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

14.5 Protect Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit helps prevent an accidental write during a brown-out, power glitch and software malfunction.

14.6 Data EEPROM Operation During Code-Protect

Data memory can be code-protected by programming the CPD bit in the Configuration Word (Register 15.2) to '0'.

When the data memory is code-protected, the CPU is able to read and write data to the data EEPROM. It is recommended that the user code protect the program memory when code protecting the data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPS) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations in program memory to '0' will also help prevent data memory code protection from becoming breached.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
EECON1	—	—	—	—	WRERR	WREN	WR	RD	x000	d000
EECON2	EEPROM Control register 2 (not a physical register)									
EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000

TABLE 14-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM module.

15.0 SPECIAL FEATURES OF THE CPU

The PIC16F785/HV785 has a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection.

These features are:

- Reset:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Oscillator selection
- Sleep
- Code protection
- ID Locations
- In-Circuit Serial Programming[™] (ICSP[™])

The PIC16F785/HV785 has two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Power-up Timer to provide at least a 64 ms Reset. With these three functions on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through an external Reset, Watchdog Timer Wake-up or interrupt.

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options (see Register 15.2).

15.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 15.2. These bits are mapped in program memory location 2007h.

Note: Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "*PIC16F785/HV785 Memory Programming Specification*" (DS41237) for more information. **CONFIG: CONFIGURATION WORD**

REGISTER 15-1:

R/P-1 R/P-1 R/P-0 R/P-0 U-0 U-0 U-0 U-0 FCMEN IESO BOREN1 BOREN0 bit 15 bit 8 R/P-0 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 CPD CP MCLRE PWRTE WDTE FOSC2 FOSC1 FOSC0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown FCMEN: Fail-Safe Clock Monitor Enabled bit⁽⁵⁾ bit 13-12 1 = Fail-Safe Clock Monitor is enabled 0 = Fail-Safe Clock Monitor is disabled IESO: Internal External Switchover bit bit 10 1 = Internal External Switchover mode is enabled 0 = Internal External Switchover mode is disabled BOREN<1:0>: Brown-out Reset Selection bits⁽¹⁾ bit 9-8 11 = BOR enabled 10 = BOR enabled during operation and disabled in Sleep 01 = BOR controlled by SBOREN bit (PCON<4>) 00 = BOR disabled CPD: Data Code Protection bit^{(2), (3)} bit 7 1 = Data memory code protection is disabled 0 = Data memory code protection is enabled CP: Code Protection bit⁽²⁾ bit 6 1 = Program memory code protection is disabled 0 = Program memory code protection is enabled MCLRE: RA3/MCLR pin function select bit(4) bit 5 1 = RA3/MCLR pin function is MCLR 0 = RA3/MCLR pin function is digital input, MCLR internally tied to VDD **PWRTE:** Power-up Timer Enable bit bit 4 1 = PWRT disabled 0 = PWRT enabled WDTE: Watchdog Timer Enable bit⁽⁵⁾ bit 3 1 = WDT enabled 0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON<0>) FOSC<2:0>: Oscillator Selection bits bit 2-0 111 = RC oscillator: CLKOUT function on RA4/AN3/T1G/OSC2/CLKOUT pin, RC on RA5/T1CKI/OSC1/CLKIN 110 = RCIO oscillator: I/O function on RA4/AN3/T1G/OSC2/CLKOUT pin, RC on RA5/T1CKI/OSC1/CLKIN INTOSC oscillator: CLKOUT function on RA4/AN3/T1G/OSC2/CLKOUT pin, I/O function on 101 =RA5/T1CKI/OSC1/CI KIN 100 = INTOSCIO oscillator: I/O function on RA4/AN3/T1G/OSC2/CLKOUT pin, I/O function on RA5/T1CKI/OSC1/CLKIN 011 = EC: I/O function on RA4/AN3/T1G/OSC2/CLKOUT pin, CLKIN on RA5/T1CKI/OSC1/CLKIN 010 = HS oscillator: High-speed crystal/resonator on RA4/AN3/T1G/OSC2/CLKOUT and RA5/T1CKI/OSC1/CLKIN⁽⁵⁾ 001 = XT oscillator: Crystal/resonator on RA4/AN3/T1G/OSC2/CLKOUT and RA5/T1CKI/OSC1/CLKIN⁽⁵⁾ 000 = LP oscillator: Low-power crystal on RA4/AN3/T1G/OSC2/CLKOUT and RA5/T1CKI/OSC1/CLKIN⁽⁵⁾ Enabling Brown-out Reset does not automatically enable Power-up Timer. Note 1: Program memory bulk erase must be performed to turn off code protection. 2: 3: The entire data EEPROM will be erased when the code protection is turned off.

4: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.

5: If the HS, XT, or LP oscillator fails In Fail-safe mode the Watchdog time-out can occur only once after which it will be disabled until the oscillator is restored.

PIC16F785/HV785

15.2 Reset

The PIC16F785/HV785 differentiates between various kinds of Reset:

- Power-on Reset (POR)
- WDT Reset during normal operation
- WDT Reset during Sleep
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:

- Power-on Reset
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Reset (BOR)

They are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations, as indicated in Table 15-2. These bits are used in software to determine the nature of the Reset. See Table 15-4 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 15-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 19.0** "**Electrical Specifications**" for pulse width specifications.




FIGURE 15-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

15.2.1 POWER-ON RESET

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. A minimum rise rate for VDD is required. See **Section 19.0 "Electrical Specifications"** for details. If the BOR is enabled, the minimum rise rate specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOR (see **Section 15.2.4 "Brown-Out Reset (BOR)"**)

The POR circuit, on this device, has a POR re-arm circuit. This circuit is designed to ensure a re-arm of the POR circuit if VDD drops below a preset re-arming voltage (VPARM) for at least the minimum required time. Once VDD is below the re-arming point for the minimum required time, the POR Reset will reactivate and remain in Reset until VDD returns to a value greater than VPOR. At this point, a 1 μ s (typical) delay will be initiated to allow VDD to continue to ramp to a voltage safely above VPOR.

When the device starts normal operation (exits the Reset condition), device operating parameters

(i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*" (DS00607).


15.2.2 MASTER CLEAR (MCLR)

PIC16F785/HV785 has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

The behavior of the ESD protection on the MCLR pin has been altered from earlier devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 15-1, is suggested.

FIGURE 15-2: RECOMMENDED MCLR CIRCUIT



An internal MCLR option is enabled by clearing the MCLRE bit in the Configuration Word. When cleared, MCLR is internally tied to VDD and an internal Weak Pull-up is enabled for the MCLR pin. The VPP function of the RA3/MCLR/VPP pin is not affected by selecting the internal MCLR option.

15.2.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the 31 kHz LFINTOSC oscillator. For more information, see **Section 3.4 "Internal Clock Modes"**. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if '1') or enable (if '0') the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Time Delay will vary from chip-to-chip and vary due to:

- VDD variation
- Temperature variation
- Process variation

See DC parameters for details (Section 19.0 "Electrical Specifications").

15.2.4 BROWN-OUT RESET (BOR)

The BOREN0 and BOREN1 bits in the Configuration Word select one of four BOR modes. Two modes have been added to allow software or hardware control of the BOR enable. When BOREN<1:0> = 01, the SBO-REN bit of the PCON Register enables/disables the BOR allowing it to be controlled in software. By selecting BOREN<1:0>, the BOR is automatically disabled in Sleep to conserve power, and enabled on wake-up. In this mode, the SBOREN bit is disabled. See Register 15.2 for the Configuration Word definition.

If VDD falls below VBOR for greater than parameter (TBOR), see **Section 19.0** "**Electrical Specifica-tions**", the Brown-out situation will reset the device. This will occur regardless of the VDD slew rate. A Reset is not assured if VDD falls below VBOR for less than parameter (TBOR).

On any Reset (Power-on, Brown-out Reset, Watchdog, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 15-3). The Power-up Timer will now be invoked, if enabled, and will keep the chip in Reset an additional 64 ms.

Note:	The Power-up Timer is enabled by the
	PWRTE bit in the Configuration Word.


If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset.

15.2.5 BOR CALIBRATION

The PIC16F785/HV785 stores the BOR calibration values in fuses located in the Calibration Word (2008h). The Calibration Word is not erased when using the specified bulk erase sequence in the "PIC16F785/HV785 *Memory Programming Specification*" (DS41237) and thus, does not require reprogramming.

Note: Address 2008h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "*PIC16F785/HV785 Memory Programming Specification*" (DS41237) for more information.

FIGURE 15-3: BROWN-OUT SITUATIONS



15.2.6 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: first, PWRT time out is invoked after POR has expired, then OST is activated after the PWRT time out has expired. The total time out will vary based on oscillator configuration and PWRTE bit status. For example, in EC mode with PWRTE bit equal to '1' (PWRT disabled), there will be no time out at all. Figure 15-4, Figure 15-6 and Figure 15-6 depict time-out sequences. The device can execute code from the INTOSC, while OST is active by enabling Two-Speed Start-up or Fail-Safe Monitor (see Section 3.6.2 "Two-Speed Start-up Sequence" and Section 3.7 "Fail-Safe Clock Monitor").

Since the time outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time outs will expire. Then bringing $\overline{\text{MCLR}}$ high will begin execution immediately (see Figure 15-6). This is useful for testing purposes or to synchronize more than one PIC16F785/HV785 device operating in parallel.

Table 15-5 shows the Reset conditions for some special registers, while Table 15-4 shows the Reset conditions for all the registers.

15.2.7 POWER CONTROL (PCON) REGISTER

The Power Control register (address 8Eh) has two Status bits to indicate what type of Reset that last occurred.

Bit 0 is $\overline{\text{BOR}}$ (Brown-out Reset). $\overline{\text{BOR}}$ is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if $\overline{\text{BOR}} = 0$, indicating that a Brown-out has occurred. The $\overline{\text{BOR}}$ Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BOREN<1:0> = 00 in the Configuration Word).

Bit 1 is POR (Power-on Reset). It is '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see **Section 15.2.4** "**Brown-Out Reset (BOR)**".

Oscillator Configuration	Powe	er-up	Brown-o	Wake-up from	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	Sleep
XT, HS, LP	TPWRT + 1024•Tosc	1024•Tosc	Tpwrt + 1024•Tosc	1024•Tosc	1024•Tosc
RC, EC, INTOSC	TPWRT	—	TPWRT		—

TABLE 15-1: TIME OUT IN VARIOUS SITUATIONS

TABLE 15-2: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	Condition
0	х	1	1	Power-on Reset
u	0	1	1	Brown-out Reset
u	u	0	u	WDT Reset
u	u	0	0	WDT Wake-up
u	u	u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during Sleep

Legend: u = unchanged, x = unknown

TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PCON	—	—	-	SBOREN	_	-	POR	BOR	1qq	1qq
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	0001 1xxx

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by BOR.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.






FIGURE 15-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 2





FIGURE 15-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



Register	Address	Power-on Reset	MCLR Reset WDT Reset Brown-out Reset ⁽¹⁾	Wake-up from Sleep through interrupt Wake-up from Sleep through WDT Time-out
W	_	xxxx xxxx	սսսս սսսս	սսսս սսսս
INDF	00h/80h	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu	<u>uuuu</u> uuuu
PCL	02h/82h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h/83h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h/84h	xxxx xxxx	uuuu uuuu	սսսս սսսս
PORTA	05h	x0 x000 (6)	u0 u000 ⁽⁷⁾	uu uuuu
PORTB	06h	xx00(6)	uu00 ⁽⁷⁾	uuuu
PORTC	07h	00xx 0000 (6)	00uu uuuu ⁽⁷⁾	սսսս սսսս
PCLATH	0Ah/8Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh	0000 0000	0000 0000	uuuu uuuu ⁽²⁾
PIR1	0Ch	0000 0000	0000 0000	uuuu uuuu ⁽²⁾
TMR1L	0Eh	xxxx xxxx	uuuu uuuu	սսսս սսսս
TMR1H	0Fh	xxxx xxxx	uuuu uuuu	սսսս սսսս
T1CON	10h	0000 0000	uuuu uuuu	սսսս սսսս
TMR2	11h	0000 0000	0000 0000	սսսս սսսս
T2CON	12h	-000 0000	-000 0000	-uuu uuuu
CCPR1L	13h	xxxx xxxx	uuuu uuuu	սսսս սսսս
CCPR1H	14h	xxxx xxxx	uuuu uuuu	սսսս սսսս
CCP1CON	15h	00 0000	00 0000	uu uuuu
WDTCON	18h	0 1000	0 1000	u uuuu
ADRESH	1Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	1Fh	0000 0000	0000 0000	սսսս սսսս
OPTION_REG	81h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	11 1111	11 1111	uu uuuu
TRISB	86h	1111	1111	uuuu
TRISC	87h	1111 1111	1111 1111	uuuu uuuu
PIE1	8Ch	0000 0000	0000 0000	uuuu uuuu
PCON	8Eh	10x	uuq ^(1,5)	uuu
OSCCON	8Fh	-110 q000	-110 q000	-uuu uuuu
OSCTUNE	90h	0 0000	u uuuu	u uuuu
ANSEL0	91h	1111 1111	1111 1111	սսսս սսսս
PR2	92h	1111 1111	1111 1111	1111 1111
ANSEL1	93h	1111	1111	uuuu
WPUA	95h	11 1111	11 1111	uu uuuu
IOCA	96h	00 0000	00 0000	uu uuuu
REFCON	98h	00 000-	00 000-	uu uuu-

TABLE 15-4: INITIALIZATION CONDITION FOR REGISTERS

 $\label{eq:logend:loge$

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 15-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

6: Analog channels read 0 but data latches are unknown.

7: Analog channels read 0 but data latches are unchanged.

TABLE 15-4: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)								
Register Address		Power-on Reset	MCLR Reset WDT Reset Brown-out Reset ⁽¹⁾	Wake-up from Sleep through interrupt Wake-up from Sleep through WDT Time-out				
VRCON	99h	000- 0000	000- 0000	uuu- uuuu				
EEDAT	9Ah	0000 0000	0000 0000	<u>uuuu</u> uuuu				
EEADR	9Bh	0000 0000	0000 0000	<u>uuuu</u> uuuu				
EECON1	9Ch	x000	q000	uuuu				
EECON2	9Dh							
ADRESL	9Eh	xxxx xxxx	uuuu uuuu	<u>uuuu</u> uuuu				
ADCON1	9Fh	-000	-000	-uuu				
PWMCON1	110h	-000 0000	-000 0000	-uuu uuuu				
PWMCON0	111h	0000 0000	0000 0000	<u>uuuu</u> uuuu				
PWMCLK	112h	0000 0000	0000 0000	<u>uuuu</u> uuuu				
PWMPH1	113h	0000 0000	0000 0000	<u>uuuu</u> uuuu				
PWMPH2	114h	0000 0000	0000 0000	<u>uuuu</u> uuuu				
CM1CON0	119h	0000 0000	0000 0000	<u>uuuu</u> uuuu				
CM2CON0	11Ah	0000 0000	0000 0000	นนนน นนนน				
CM2CON1	11Bh	0010	0010	uuuu				
OPA1CON	11Ch	0	0	u				
OPA2CON	11Dh	0	0	u				

TABLE 15-4: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

 $\label{eq:logend:loge$

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 15-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

6: Analog channels read 0 but data latches are unknown.

7: Analog channels read 0 but data latches are unchanged.

TABLE 15-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	ondition Program Counter		PCON Register
Power-on Reset	000h	0001 1xxx	10x
MCLR Reset during normal operation	000h	000u uuuu	uuu
MCLR Reset during Sleep	000h	0001 Ouuu	uuu
WDT Reset	000h	0000 uuuu	uuu
WDT Wake-up	PC + 1	uuu0 Ouuu	uuu
Brown-out Reset	000h	0001 luuu	1u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

15.3 Interrupts

The PIC16F785/HV785 has 11 sources of interrupt:

- External Interrupt RA2/INT
- TMR0 Overflow Interrupt
- PORTA Change Interrupt
- 2 Comparator Interrupts
- A/D Interrupt
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt
- CCP Interrupt

The Interrupt Control register (INTCON) and Peripheral Interrupt register (PIR1) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A Global Interrupt Enable bit, GIE of the INTCON Register enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register and PIE1 register. GIE is cleared on Reset.

The Return from Interrupt instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INT-CON register:

- INT Pin Interrupt
- PORTA Change Interrupt
- TMR0 Overflow Interrupt

The peripheral interrupt flags are contained in the special register PIR1. The corresponding interrupt enable bit is contained in special register PIE1.

The following interrupt flags are contained in the PIR1 register:

- EEPROM Data Write Interrupt
- A/D Interrupt
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt
- Fail-Safe Clock Monitor Interrupt
- CCP Interrupt

When an interrupt is serviced:

- The GIE is cleared to disable any further interrupt
- The return address is PUSHed onto the stack
- The PC is loaded with 0004h

For external interrupt events, such as the INT pin or PORTA change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 15-8). The latency is the same for one or twocycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, Timer2, comparators, A/D, Data EEPROM or CCP modules, refer to the respective peripheral section.

15.3.1 RA2/AN2/T0CKI/INT/C1OUT INTERRUPT

External interrupt on RA2/AN2/T0CKI/INT/C1OUT pin is edge-triggered; either rising, if INTEDG bit of the OPTION Register is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RA2/AN2/ T0CKI/INT/C1OUT pin, the INTF bit of the INTCON Register is set. This interrupt can be disabled by clearing the INTE control bit of the INTCON Register. The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The RA2/AN2/T0CKI/INT/C1OUT interrupt can wake-up the processor from Sleep if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up (0004h). See Section 15.6 "Power-Down Mode (Sleep)" for details on Sleep and Figure 15-10 for timing of wake-up from Sleep through RA2/AN2/T0CKI/INT/C1OUT interrupt.

Note: The ANSEL0 (91h), and ANSEL1 (93h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

FIGURE 15-7: INTERRUPT LOGIC


15.3.2 TMR0 INTERRUPT


An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF bit of the INTCON Register. The interrupt can be enabled/disabled by setting/clearing T0IE bit of the INTCON Register. See **Section 5.0 "Timer0 Module"** for operation of the Timer0 module.

15.3.3 PORTA INTERRUPT

An input change on PORTA change sets the RAIF of the INTCON Register bit. The interrupt can be enabled/ disabled by setting/clearing the RAIE bit of the INTCON Register. Plus, individual pins can be configured through the IOCA register.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RAIF interrupt flag may not get set.





- 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 19.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

TABLE 15-6: SUMMARY OF INTERRUPT REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 0000
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the Interrupt module.

15.4 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and STATUS registers). This must be implemented in software.

Since the last 16 bytes of all banks are common in the PIC16F785/HV785 (see Figure 2-2), temporary holding registers W_TEMP and STATUS_TEMP should be placed in here. These 16 locations do not require banking, therefore, making it easier to save and restore context. The same code shown in Example 15-1 can be used to:

- Store the W register
- Store the STATUS register
- · Execute the ISR code
- Restore the Status (and Bank Select Bit register)
- Restore the W register

Note:	The PIC16F785/HV785 normally does not require saving the PCLATH. However, if computed GOTO's are used in the ISR and the main code, the PCLATH must be							
	the main code, the PCLATH must be saved and restored in the ISR.							

EXAMPLE 15-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;Copy W to TEMP register
SWAPF	STATUS,W	;Swap status to be saved into W (swap does not affect status)
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(ISR)		;Insert user code here
:		
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into Status register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

15.5 Watchdog Timer (WDT)

For PIC16F785/HV785, the WDT has been modified from previous PIC16FXXX devices. The new WDT is code and functionally compatible with previous PIC16FXXX WDT modules and adds a 16-bit prescaler to the WDT. This allows the user to scale the value for the WDT and TMR0 at the same time. In addition, the WDT time out value can be extended to 268 seconds. WDT is cleared under certain conditions described in Table 15-7.

15.5.1 WDT OSCILLATOR

The WDT derives its time base from the 31 kHz LFIN-TOSC. The LTS bit does not reflect that the LFINTOSC is enabled (OSCON<1>).

The value of WDTCON is '---0 1000' on all Resets. This gives a nominal time base of 16 ms, which is compatible with the time base generated with previous PIC16FXXX microcontroller versions.

Note: When the Oscillator Start-up Timer (OST) is invoked, the WDT is held in Reset, because the WDT Ripple Counter is used by the OST to perform the oscillator delay count. When the OST count has expired, the WDT will begin counting (if enabled).

A new prescaler has been added to the path between the INTRC and the multiplexers used to select the path for the WDT. This prescaler is 16 bits and can be programmed to divide the INTRC by 128 to 65536, giving the time base used for the WDT a nominal range of 1 ms to 268s.

FIGURE 15-9: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 15-7: WDT STATUS

Conditions	WDT
WDTE = 0	
CLRWDT command	Cleared
OSC FAIL detected	Clealed
Exit Sleep + System Clock = T1OSC, EXTRC, INTRC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST

15.5.2 WDT CONTROL

The WDTE bit is located in the Configuration Word. When set, the WDT runs continuously.

When the WDTE bit in the Configuration Word register is set, the SWDTEN bit of the WDTCON Register has no effect. If WDTE is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits of the OPTION Register have the same function as in previous versions of the PIC16FXXX family of microcontrollers. See **Section 5.0 "Timer0 Module**" for more information.

REGISTER	15-2: WDTC	ON: WATCH	DOG TIMER	CONTROL	REGISTER						
U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0				
_		_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN ⁽¹⁾				
bit 7				•		•	bit (
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown				
bit 7-5	Unimplemen	ted: Read as '	o'								
bit 4-1	-			loot hito							
DIL 4-1		WDTPS<3:0>: Watchdog Timer Period Select bits									
	Bit Value = Prescale Rate										
		0000 = 1:32									
	0001 = 1:64 0010 = 1:123										
	0010 = 1.128 0011 = 1.256										
	0111 = 1.250 0100 = 1:512 (Reset value)										
		0101 = 1:1024									
	0110 = 1:20	48									
	0111 = 1:4096										
	1000 = 1:8192										
	1001 = 1:16384										
	1010 = 1.32768										
	1011 = 1:65536										
	1100 = reserved 1101 = reserved										
	1110 = reserved 1111 = reserved										

ON WATCHDOG TIMED CONTROL DECISTED VA/D

bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer bit⁽¹⁾

1 = WDT is turned on

0 = WDT is turned off (Reset value)

Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

TABLE 15-8: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
WDTCON				WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN	0 1000	0 1000

Shaded cells are not used by the Watchdog Timer. Legend:

See Register 15.2 for operation of all Configuration Word bits. Note 1:

15.6 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running
- PD bit in the STATUS register is cleared
- TO bit is set
- · Oscillator driver is turned off
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSS, with no external circuitry drawing current from the I/O pin and all unused peripheral modules should be disabled. Digital I/O pins that are high-impedance inputs should be pulled high, or low, externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTA should be considered.

The MCLR pin must be at a logic high level.

Note:	It should be noted that a Reset generated
	by a WDT time-out does not drive MCLR
	pin low.

15.6.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from RA2/AN2/T0CKI/INT/C1OUT pin, PORTA change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. TO bit is cleared if WDT Wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- TMR1 interrupt; Timer1 must be operating as an asynchronous counter.
- CCP Capture mode interrupt
- A/D conversion (when A/D clock source is RC)
- EEPROM write operation completion
- Comparator output changes state
- Interrupt-on-change
- External Interrupt from INT pin

Other peripherals cannot generate interrupts since, during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit (and PEIE bit where applicable) must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution of the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction, following SLEEP, is not desired, the user should place a NOP after the SLEEP instruction.

Note:	If the global interrupts are disabled (GIE is				
	cleared), but any interrupt source has both				
	its interrupt enable bit and the correspond-				
	ing interrupt flag bits set (including PEIE,				
	where applicable), the device will immedi-				
	ately wake-up from Sleep. The SLEEP				
	instruction is completely executed.				

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

15.6.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (i.e., GIE bit of the INTCON register is clear) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set, and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

When global interrupts are disabled, a CLRWDT instruction should be executed before a SLEEP instruction to ensure that the WDT is cleared.

WAKE-UP FROM SLEEP THROUGH INTERRUPT⁽¹⁾ **FIGURE 15-10:**

OSC1	; Q1 Q2 Q3 Q4 ; 4 /~/	Q1 Q2 Q3 Q4 ~_/~_/~_	Q1		Q1 Q2 Q3 Q4	a1 a2 a3 a4	; Q1 Q2 Q3 Q4; ;/~_/~_/~_/	Q1 Q2 Q3 Q4¦
CLKOUT ⁽⁴⁾	\\			TOST ⁽²⁾	/	·	۱ <u>ـــــ</u>	
INT pin	· · ·		ı ı	· ·		1 1	і і І і	
INTF flag (INTCON<1>)			Y	· · · · · · · · · · · · · · · · · · ·	Interrupt Laten	_{Cy} (3)		
GIE bit (INTCON<7>)			Processor in Sleep	·		· · ·	· · · · · · · · · · · · · · · · · · ·	
INSTRUCTION	FLOW		1 1 1	· ·		1		
PC	X PC X	PC + 1	Х РС	+2	PC + 2	X PC + 2	X 0004h)	0005h
Instruction { Fetched	Inst(PC) = Sleep	Inst(PC + 1)	1 1 1	1 1 1	Inst(PC + 2)	1 1 1	Inst(0004h)	Inst(0005h)
Instruction { Executed {	Inst(PC - 1)	Sleep	1 1 1	1 1	Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)
Note 1:	XT, HS or LP Oscilla	ator mode assum	ed.					

TOST = 1024TOSC (drawing not to scale). This delay does not apply to EC, RC and INTOSC Oscillator modes or Two-Speed Start-up 2: (see Section 3.6 "Two-Speed Clock Start-up Mode").

GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. 3:

If GIE = 0, execution will continue in-line

CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference. 4:

15.7 **Code Protection**

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP[™] for verification purposes.

Note:	If the code protection is turned off, the
	entire data EEPROM and Flash program
	memory will be erased by performing a
	bulk erase command. See the
	"PIC16F785/HV785 Memory Program-
	ming Specification" (DS41237) for more
	information.

15.8 **ID** Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify. Only the Least Significant 7 bits of the ID locations are used.

15.9 In-Circuit Serial Programming[™] (ICSP[™])

The PIC16F785/HV785 microcontrollers can be serially programmed while in the end application circuit. This is simply done with five lines:


- Clock
- Data
- Power
- Ground
- Programming voltage

This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware, to be programmed.

The device is placed into a Program/Verify mode by holding the RA0 and RA1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See the "PIC16F785/ HV785 Memorv Programming Specification" (DS41237) for more information. RA0 becomes the programming data and RA1 becomes the programming clock. Both RA0 and RA1 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Program/Verify mode, the Program Counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the "PIC16F785/HV785 Memory Programming Specification" (DS41237).

A typical In-Circuit Serial Programming connection is shown in Figure 15-11.



* Isolation devices (as required)

To Normal

Connections

15.10 In-Circuit Debugger


- In-circuit debugging requires clock, data and MCLR pins. A special 28-pin PIC16F785-ICD device is used with MPLAB[®] ICD 2 to provide separate clock, data and MCLR pins so that no pins are lost for these functions, leaving all 18 of the PIC16F785/HV785 I/O pins available to the user during debug operation.
- This special ICD device is mounted on the top of a header and its signals are routed to the MPLAB ICD 2 connector. On the bottom of the header is a 20-pin socket that plugs into the user's target via the 20-pin stand-off connector.
- When the ICD pin on the PIC16F785-ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 15-9 shows which features are consumed by the background debugger.

TABLE 15-9: DEBUGGER RESOURCES

Resource	Description
I/O pins	ICDCLK, ICDDATA
Stack	1 level
Data RAM	65h-70h, F0h
Program Memory	Address 0h must be NOP 700h-7FFh

For more information, see "*MPLAB*[®] *ICD 2 In-Circuit Debugger User's Guide*" (DS51331), available on Microchip's web site (www.microchip.com).

FIGURE 15-12: 28-PIN ICD PINOUT




16.0 VOLTAGE REGULATOR

The PIC16HV785 includes a permanent internal 5 volt (nominal) shunt regulator in parallel with the VDD pin. This eliminates the need for an external voltage regulator in systems sourced by an unregulated supply. All external devices connected directly to the VDD pin will share the regulated supply voltage and contribute to the total VDD supply current (ILOAD).

16.1 Regulator Operation

The regulator operates by maintaining a constant voltage at the VDD pin by adjusting the regulator shunt current in response to variations of the VDD supply load and the unregulated supply voltage. The regulator behaves like a fully compensated Zener diode. (See Figure 16-1).

FIGURE 16-1: REGULATOR



An external current limiting resistor, RSER, located between the unregulated supply, VUNREG, and the VDD pin, drops the difference in voltage between VUNREG and VDD. RSER must be between RMAX and RMIN as defined by Equation 16-1.

EQUATION 16-1: RSER LIMITING RESISTOR

$$R_{MAX} = \frac{(VU_{MIN} - V_{DD}) \bullet 1000}{1.05 \bullet (4 MA + ILOAD)}$$

$$R_{MIN} = \frac{(VU_{MIN} - V_{DD}) \cdot 1000}{0.95 \cdot (50 \text{ MA})}$$

Where:

- RMAX = maximum value of RSER (ohms)
- RMIN = minimum value of RSER (ohms)
- VUMIN = minimum value of VUNREG
- VUMAX = maximum value of VUNREG
- VDD = regulated voltage (5V nominal)
- ILOAD = maximum expected load current in mA including I/O pin currents and external circuits connected to VDD.
- 1.05 = compensation for +5% tolerance of RSER
- 0.95 = compensation for -5% tolerance of RSER

16.2 Regulator Precautions

The total VDD load current variation must be less than 46 mA so that it falls within the voltage regulator shunt current dynamic range. If the load current rises above the expected maximum, the regulator will be starved for current and go out of regulation causing VDD to drop.

Since the regulator uses the band gap voltage as the regulated voltage reference, the VR voltage reference is permanently enabled in the PIC16HV785 device.

(used on blank pages to make page count even)

17.0 INSTRUCTION SET SUMMARY

The PIC16F785/HV785 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The format for each of the categories is presented in Figure 17-1, while the various opcode fields are summarized in Table 17-1.

Table 17-2 lists the instructions recognized by the MPASMTM assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future products, do not use the OPTION
	and TRIS instructions.

All instruction examples use the format `0xhh' to represent a hexadecimal number, where `h' signifies a hexadecimal digit.


17.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (RMW) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is always performed, even if the instruction is a Write command. For example, a CLRF PORTA instruction will read PORTA, clear all the data bits, then write the result back to PORTA. This example would have the unintended result of clearing the condition that set the RAIF flag.

TABLE 17-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
то	Time-out bit
PD	Power-down bit

FIGURE 17-1: GENERAL FORMAT FOR INSTRUCTIONS



	TADLE I	-2. Г	10101/05/11	105 INSTRUCTION SET		-			
	Mnemonic, Operands			Description	Cycles	14-Bit Opcode			
				Description		MSb			
				BYTE-ORIENTED FILE REGIS	TER OPE	RATIC	NS		
	ADDWF	f, d	Add W and f		1	00	0111	dfff	f

TABI F 17-2. PIC16F785/HV785 INSTRUCTION SET

Mnemonic, Operands		Description	Cycles	14-Bit Opcode				Status	Notes	
		Description	Cycles	MSb			LSb	Affected	Notes	
	BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2	
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2	
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2	
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z		
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2	
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2	
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3	
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2	
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3	
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2	
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2	
MOVWF	f	Move W to f	1	00	0000	lfff	ffff			
NOP	_	No Operation	1	00	0000	0xx0	0000			
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2	
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2	
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2	
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2	
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2	
		BIT-ORIENTED FILE R	EGISTER OPER		NS					
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2	
BSF	f, b	Bit Set f	1	01		bfff			1,2	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff			3	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01			ffff		3	
511.00	., 2	LITERAL AND CON			1100	2111			-	
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z		
ANDLW	k	AND literal with W	1	11	1001		kkkk	Z		
CALL	k	Call subroutine	2	10		kkkk		_		
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD		
GOTO	k	Go to address	2	10		kkkk		. 0,. 2		
IORLW	k	Inclusive OR literal with W	1	11	1000		kkkk	Z		
MOVLW	k	Move literal to W	1	11		kkkk		-		
RETFIE	_	Return from interrupt	2	00	0000	0000	1001			
RETLW	k	Return with literal in W	2	11		kkkk				
RETURN	_	Return from Subroutine	2	00	0000	0000	1000			
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO,PD		
SUBLW	k	Subtract W from literal	1	11		kkkk		C,DC,Z		
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk		C,DC,Z Z		
VULTM	ĸ		1	1 I I	TOTO	VVVK	VVVK	2		

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTA, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if 2: assigned to the Timer0 module.

If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is 3: executed as a NOP.

17.2 Instruction Descriptions

ADDLW	Add Literal and W				
Syntax:	[<i>label</i>] ADDLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	$(W) + k \to (W)$				
Status Affected:	C, DC, Z				
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.				

ANDWF	AND W with f				
Syntax:	[<i>label</i>] ANDWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	(W) .AND. (f) \rightarrow (destination)				
Status Affected:	Z				
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.				

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[<i>label</i>] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a two-cycle instruction.

CLRF	Clear f
Syntax:	[<i>label</i>] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruc- tion is discarded and a NOP is executed instead, making this a two-cycle instruction.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in regis- ter 'f'.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.

DECF	Decrement f
Syntax:	[<i>label</i>] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0			
Syntax:	[label] DECFSZ f,d			
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$			
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0			
Status Affected:	None			
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruc- tion is executed. If the result is '0', then a NOP is executed instead, making it a two-cycle instruction.			

INCFSZ	Increment f, Skip if 0			
Syntax:	[label] INCFSZ f,d			
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$			
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0			
Status Affected:	None			
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruc- tion is executed. If the result is '0', a NOP is executed instead, making it a two-cycle instruction.			

*	.DataS	hoot 1	T agen
VV VV VV	.Datas	neet4	0.00111

IORLW	Inclusive OR Literal with W			
Syntax:	[<i>label</i>] IORLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .OR. $k \rightarrow$ (W)			
Status Affected:	Z			
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.			

IORWF	Inclusive OR W with f			
Syntax:	[<i>label</i>] IORWF f,d			
Operands:	$0 \le f \le 127$ d $\in [0,1]$			
Operation:	(W) .OR. (f) \rightarrow (destination)			
Status Affected:	Z			
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.			

Operation:	$k \rightarrow (W)$					
Status Affected:	None					
Encoding:	11	11 00xx kkkk kkkk				
Description:	The eight-bit literal 'k' is loaded into W register. The "don't cares" will assemble as 0's.					
MOVWF	Move W	to f				
a	[label] MOVWF f					
Syntax:	[label]	MOVW	F t			
Syntax: Operands:	$\begin{bmatrix} naber \end{bmatrix}$ $0 \le f \le 12$		F f			
,		27	F T			
Operands:	0 ≤ f ≤ 12	27	F T			
Operands: Operation:	$0 \le f \le 12$ (W) \rightarrow (f)	27	- f 1fff	ffff		

Move Literal to W

 $0 \leq k \leq 255$

[label] MOVLW k

MOVLW

Syntax:

Operands:

MOVF	Move f			
Syntax:	[label] MOVF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	$(f) \rightarrow (dest)$			
Status Affected:	Z			
Encoding:	00 1000 dfff ffff			
Description:	The contents of register 'f' is moved to a destination depen- dent upon the status of 'd'. If 'd' = 0, destination is W register. If 'd' = 1, the destination is file register 'f' itself. 'd' = 1 is useful to test a file register since status flag Z is			

affected.

NOP	No Operation			
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No operation			
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No operation.			

RETFIE	Return from Interrupt			
Syntax:	[label]	RETFIE		
Operands:	None			
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$			
Status Affected:	None			
Encoding:	00	0000	0000	1001
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE of the INTCON Register. This is a two- cycle instruction.			TOS) pts are f the

RLF	Rotate Left f through Carry				
Syntax:	[label]	RLF	f,d		
Operands:	$0 \le f \le 127$ d \in [0,1]				
Operation:	See desc	cription b	below		
Status Affected:	С				
Encoding:	00	1101	dfff	ffff	
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.				

C 🖛

Register f

RETLW	Return with Literal in W			
Syntax:	[label]	RETLW	k	
Operands:	$0 \le k \le 28$	55		
Operation:	$k \rightarrow (W);$ TOS $\rightarrow F$	ъС		
Status Affected:	None			
Encoding:	11	01xx	kkkk	kkkk
Description:	The W register is loaded with the eight-bit literal 'k'. The pro- gram counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.			

RRF	Rotate Right f through Carry			
Syntax:	[<i>label</i>] RRF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	See description below			
Status Affected:	С			
Encoding:	00 1100 dfff ffff			
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1' the result is placed back in register 'f'. $C \rightarrow C \rightarrow REGISTER F$			

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS\toPC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

SLEEP	Go into Standby mode			
Syntax:	[<i>labe</i> l]	SLEE	Р	
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ \text{prescaler}, \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$			
Status Affected:	TO, PD			
Encoding:	00	0000	0110	0011
Description:	The power-down Status bit, PD is cleared. Time out Status bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.			

SUBLW	Subtract W from Literal			
Syntax:	[label]	SUBLW	/ k	
Operands:	$0 \le k \le 25$	55		
Operation:	$k - (W) \rightarrow (W)$			
Status Affected:	C, DC, Z			
Encoding:	11	110x	kkkk	kkkk
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.			
	C = 1; res C = 0; res			ero

SUBWF	Subtract	t W from	f	
Syntax:	[label]	SUBWF	f,d	
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$			
Operation:	(f) - (W) -	\rightarrow (dest)		
Status Affected:	C, DC, Z			
Encoding:	00	0010	dfff	ffff
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.			

TRIS	Load TR	IS Regis	ster	
Syntax:	[label]	TRIS	f	
Operands:	$5 \le f \le 6$			
Operation:	$(W) \rightarrow T$	RIS regi	ster f;	
Status Affected:	None			
Encoding:	00	0000	0110	Offf
Description:	code cor PIC16C registers	mpatibilit 5X produ are rea the use	s supporte ty with the ucts. Sinc dable and r can dire	e e TRIS d
Words:	1			
Cycles:	1			
Example:				
	bility wi	th futur s, do no	vard con e PIC [®] ot use thi	-

XORLW	Exclusive OR Literal with W			
Syntax:	[<i>label</i>] XORLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .XOR. $k \rightarrow$ (W)			
Status Affected:	Z			
Encoding:	11 1010 kkkk kkkk			
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.			

C = 0; result is negative

C = 1; result is positive or zero

SWAPF	Swap Nibbles in f			
Syntax:	[label]	SWAPI	F f,d	
Operands:	$0 \le f \le 1$ $d \in [0,1]$			
Operation:	$(f<3:0>) \rightarrow (dest<7:4>), (f<7:4>) \rightarrow (dest<3:0>)$			
Status Affected:	None			
Encoding:	00	1110	dfff	ffff
Description:	register is '0', the register.	er and lo 'f' are ex e result is If 'd' is '1 n register	changed placed i', the res	. If 'd' in W



XORWF	Exclusiv	ve OR W	/ with f	
Syntax:	[label]	XORV	VF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in [0,1] \end{array}$	27		
Operation:	IOX. (W)	₹. (f) →	(dest)	
Status Affected:	Z			
Encoding:	00	0110	dfff	ffff
Description:	Exclusive W registe is '0', the W registe	er with re result is	egister 'f' s stored i	. If 'd' in the

stored back in register 'f'.

NOTES:

18.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

18.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

18.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

18.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

18.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

18.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

18.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

18.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

18.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

18.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

18.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

18.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

18.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

18.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

19.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings^(†)


	40 to 105%
Ambient temperature under bias	$-40 \text{ to } +125^{\circ}\text{C}$
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	
Voltage on MCLR with respect to Vss	
Voltage on RB6 open-drain pin with respect to Vss	-0.3 to +8.5V
Voltage on all other pins with respect to Vss	-0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾ (PDIP and SOIC)	
Total power dissipation ⁽¹⁾ (SSOP)	600 mW
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo >VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTC (combined)	200 mA
Maximum current sourced PORTA, PORTB, and PORTC (combined)	200 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-Y$	VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin, rather than pulling this pin directly to Vss.

PIC16F785/HV785





- 2: Frequency denotes system clock frequency. When using the HFINTOSC the system clock is after the postscaler.
- 3: The internal shunt regulator of the PIC16HV785 keeps VDD at or below 5.0V (nominal).

19.1 DC Characteristics: PIC16F785/HV785-I (Industrial), PIC16F785/HV785-E (Extended)

DC CH	ARACTE	RISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$							
Param No.	Sym	Characteristic	Min	in Typ† Max Units			Conditions			
D001 D001A D001B D001C D001D	Vdd	Supply Voltage ⁽²⁾	2.0 2.2 2.5 3.0 4.5		5.5 5.5 5.5 5.5 5.5	V V V V V	Fosc \leq 4 MHz: PIC16F785 with A/D off PIC16F785 with A/D on, 0°C to +125°C PIC16F785 with A/D on, -40°C to +125°C 4 MHz \leq Fosc \leq 10 MHz 10 MHz \leq Fosc \leq 20 MHz			
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5*	—	_	V	Device in Sleep mode			
D003	VPOR	VDD voltage above which the internal POR releases		1.8		V	See Section 15.2.1 "Power-On Reset" for details.			
D003A	Vparm	VDD voltage below which the internal POR rearms	—	1.0	_	V	See Section 15.2.1 "Power-On Reset" for details.			
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*	—	_	V/ms	See Section 15.2.1 "Power-On Reset" for details.			
D005	VBOR	Brown-out Reset	—	2.1	—	V				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: Maximum supply voltage is VSHUNT for PIC16HV785 device (see Table 19-14).

19.2 DC Characteristics: PIC16F785/HV785-I (Industrial)^{(1), (2)}

DC CHA	ARACTERISTICS						ss otherwise stated) 35°C for industrial
Param							Conditions
No.	Device Characteristics	Min	Тур†	Max	Units	VDD	
D010	Supply Current (IDD)	—	11	23	μA	2.0	Fosc = 32 kHz
		—	18	38	μA	3.0	LP Oscillator mode
		—	35	75	μA	5.0	
D011		—	140	240	μA	2.0	Fosc = 1 MHz
		—	220	380	μA	3.0	XT Oscillator mode
			380	550	μA	5.0	
D012		—	260	360	μA	2.0	Fosc = 4 MHz
		_	420	650	μA	3.0	XT Oscillator mode
		_	0.8	1.1	mA	5.0	
D013		_	130	220	μA	2.0	Fosc = 1 MHz
		_	215	360	μA	3.0	EC Oscillator mode
		_	360	520	μA	5.0	
D014		—	220	340	μA	2.0	Fosc = 4 MHz
		_	375	550	μA	3.0	EC Oscillator mode
		_	0.65	1	mA	5.0	
D015		—	8	20	μA	2.0	Fosc = 31 kHz
		_	16	40	μA	3.0	INTRC mode
		_	31	65	μA	5.0	
D016		_	340	450	μA	2.0	Fosc = 4 MHz
			500	700	μA	3.0	INTOSC mode
		—	800	1200	μA	5.0]
D017		_	230	400	μA	2.0	Fosc = 4 MHz
		_	400	680	μA	3.0	EXTRC mode
		—	0.63	1.1	mA	5.0	
D018		_	2.6	3.25	mA	4.5	Fosc = 20 MHz
		_	2.8	3.35	mA	5.0	HS Oscillator mode

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.
- **3:** The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
- 4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD. When A/D is off, it will not consume any current other than leakage current. the power-down current spec includes any such leakage from the A/D module.

DC CH	ARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param	Device Characteristics	Min	Тур†	Мах	Units		Conditions				
No.	Device Characteristics	WIIII	турт	IVIAX	Units	Vdd					
D020	Power-down Base Current	—	0.15	1.2	μA	2.0	WDT, BOR, Comparators, VREF, T1OSC,				
	(IPD) ⁽⁴⁾	—	0.20	1.5	μA	3.0	Op Amps and VR disabled				
		—	0.35	1.8	μA	5.0					
D021		—	1.7	3.0	μA	2.0	WDT Current ⁽³⁾				
		—	2	4	μA	3.0					
		_	3	7	μA	5.0					
D022		—	42	60	μA	3.0	BOR Current ⁽³⁾				
		—	85	122	μA	5.0					
D023		—	362	465	μA	2.0	Comparator Current ⁽³⁾				
		—	418	532	μΑ	3.0	CxSP = 1				
		—	500	603	μΑ	5.0					
D023A			96	125	μA	2.0	Comparator Current ⁽³⁾				
			112	142	μΑ	3.0	CxSP = 0				
			132	162	μA	5.0					
D024		_	39	47	μΑ	2.0	CVREF Current ⁽³⁾				
			59	72	μΑ	3.0	Low Range				
			98	124	μA	5.0					
D024A		_	30	36	μA	2.0	CVREF Current ⁽³⁾				
		_	45	55	μA	3.0	High Range (VRR = 0)				
			75	95	μA	5.0					
D025		—	2.5	7.0	μA	2.0	T1 Osc Current ⁽³⁾				
		—	3.2	14	μA	3.0	1				
		—	4.8	32	μA	5.0	1				
D026		—	0.30	1.6	nA	3.0	A/D Current ⁽³⁾				
		—	0.36	1.9	nA	5.0	(not converting)				
D027		—	9	13	μA	2.0	VR Current ⁽³⁾				
		—	10	14	μA	3.0	1				
		—	11	15	μA	5.0	1				
D028		—	202	370	μA	3.0	Op Amp Current ⁽³⁾				
		_	217	418	μA	5.0	1				

19.2 DC Characteristics: PIC16F785/HV785-I (Industrial)^{(1), (2)} (Continued)

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD. When A/D is off, it will not consume any current other than leakage current. the power-down current spec includes any such leakage from the A/D module.

19.3 DC Characteristics: PIC16F785/HV785-E (Extended)^{(1), (2)}

DC CHA	ARACTERISTICS		ard Ope ting tem				ss otherwise stated) +125°C for extended
Param							Conditions
No.	Device Characteristics	Min			Vdd		
D010E	Supply Current (IDD)	-	11	23	μA	2.0	Fosc = 32 kHz
		—	18	38	μA	3.0	LP Oscillator mode
		—	35	75	μA	5.0	
D011E		—	140	240	μA	2.0	Fosc = 1 MHz
		—	220	380	μΑ	3.0	XT Oscillator mode
		—	380	550	μΑ	5.0	
D012E		—	260	360	μA	2.0	Fosc = 4 MHz
		—	420	650	μΑ	3.0	XT Oscillator mode
		_	0.8	1.1	mA	5.0	
D013E		_	130	220	μA	2.0	Fosc = 1 MHz
		_	215	360	μA	3.0	EC Oscillator mode
		_	360	520	μA	5.0	
D014E		—	220	340	μA	2.0	Fosc = 4 MHz
		—	375	550	μΑ	3.0	EC Oscillator mode
		_	0.65	1.0	mA	5.0	
D015E		—	8	20	μA	2.0	Fosc = 31 kHz
		—	16	40	μA	3.0	INTRC mode
		—	31	65	μA	5.0	
D016E		_	340	450	μA	2.0	Fosc = 4 MHz
			500	700	μA	3.0	INTOSC mode
		—	800	1200	μA	5.0]
D017E		—	230	400	μA	2.0	Fosc = 4 MHz
		—	400	680	μA	3.0	EXTRC mode
		—	0.63	1.1	mA	5.0]
D018E		—	2.6	3.25	mA	4.5	Fosc = 20 MHz
		—	2.8	3.35	mA	5.0	HS Oscillator mode

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD. When A/D is off, it will not consume any current other than leakage current. The power-down current spec includes any such leakage from the A/D module.

19.3 DC Characteristics: PIC16F785/HV785-E (Extended)^{(1), (2)} (Continued)

DC CHA	ARACTERISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param	Device Characteristics	Min	Trunt	Max	Unite		Conditions			
No.	Device Characteristics	Min	Тур†	Max	Units	Vdd				
D020E	Power-down Base Current	-	0.15	9	μA	2.0	WDT, BOR, Comparators, VREF, T1OSC,			
	(IPD) ⁽⁴⁾	_	0.20	11	μA	3.0	Op Amps and VR disabled			
		—	0.35	15	μA	5.0	7			
D021E		—	1.7	17.5	μA	2.0	WDT Current ⁽³⁾			
		_	2	19	μA	3.0	7			
		—	3	22	μA	5.0	7			
D022E		—	42	65	μA	3.0	BOR Current ⁽³⁾			
		—	85	127	μA	5.0	7			
D023E		—	362	476	μA	2.0	Comparator Current ⁽³⁾			
		_	418	554	μΑ	3.0	CxSP = 1			
		_	500	625	μA	5.0				
D023E		—	96	130	μΑ	2.0	Comparator Current ⁽³⁾			
		_	112	147	μA	3.0	CxSP = 0			
		_	132	168	μA	5.0				
D024E		—	39	47	μΑ	2.0	CVREF Current ⁽³⁾			
		_	59	72	μA	3.0	Low Range			
		_	98	124	μA	5.0				
D024E		—	30	36	μA	2.0	CVREF Current ⁽³⁾			
		_	45	55	μA	3.0	High Range			
		_	75	95	μA	5.0				
D025E		_	2.5	21	μA	2.0	T1 Osc Current ⁽³⁾			
		—	3.2	28	μA	3.0	1			
		_	4.8	45	μA	5.0				
D026E		_	0.30	12	uA	3.0	A/D Current ⁽³⁾			
		—	0.36	16	uA	5.0	(not converting)			
D027E		—	9	20	μA	3.0	VR Current ⁽³⁾			
		—	10	26	μA	3.0	1			
		—	11	30	μA	5.0	1			
D028E		—	202	417	μΑ	3.0	Op Amp Current ⁽³⁾			
		_	217	468	μΑ	5.0				

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD. When A/D is off, it will not consume any current other than leakage current. The power-down current spec includes any such leakage from the A/D module.

19.4 DC Characteristics: PIC16F785/HV785-I (Industrial), PIC16F785/HV785-E (Extended)

DC CHA	ARACTI	ERISTICS	Standard Operating temperating temperating temperating temperating temperative $-40^{\circ}C \le TA \le +12^{\circ}$	erature-	$40^{\circ}C \le TA$	≤ +85°	s otherwise stated) C for industrial
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports					
D030		with TTL buffer	Vss	—	0.8	V	$4.5V \leq V \text{DD} \leq 5.5V$
D030A			Vss	—	0.15 Vdd	V	Otherwise
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V	Entire range
D032		MCLR, OSC1 (RC mode) ⁽¹⁾	Vss	—	0.2 Vdd	V	
D033		OSC1 (XT and LP modes)	Vss	_	0.3	V	
D033A		OSC1 (HS mode)	Vss	_	0.3 Vdd	V	
	Vін	Input High Voltage					•
		I/O ports		_			
D040 D040A		with TTL buffer	2.0 (0.25 VDD + 0.8)	_	Vdd Vdd	V V	$4.5V \le VDD \le 5.5V$ Otherwise
D041		with Schmitt Trigger buffer	0.8 Vdd	_	Vdd	V	Entire range
D042		MCLR	0.8 Vdd	_	Vdd	V	
D043		OSC1 (XT and LP modes)	1.6	_	Vdd	V	
D043A		OSC1 (HS mode)	0.7 Vdd	_	Vdd	V	
D043B		OSC1 (RC mode)	0.9 Vdd	_	Vdd	V	(Note 1)
D070	IPUR	PORTA Weak Pull-up Current	50*	250	400*	μA	VDD = 5.0V, VPIN = VSS
	lı∟	Input Leakage Current ⁽²⁾					
D060		I/O ports	_	±0.1	±1	μΑ	$\label{eq:VSS} \begin{split} &V\text{SS} \leq V\text{PIN} \leq V\text{DD}, \\ &\text{Pin at high-impedance} \end{split}$
D060A		Analog inputs	—	±0.1	±1	μA	$VSS \leq VPIN \leq VDD$
D060B		VREF	—	±0.1	±1	μA	$VSS \leq VPIN \leq VDD$
D061		MCLR ⁽³⁾	—	±0.1	±5	μA	$VSS \leq VPIN \leq VDD$
D063		OSC1	—	±0.1	±5	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration
	Vol	Output Low Voltage					
D080		I/O ports	_		0.6	V	IOL = 8.5 mA, VDD = 4.5V
D083		OSC2/CLKOUT (RC mode)	—	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V (Ind.) IOL = 1.2 mA, VDD = 4.5V (Ext.)
	Vон	Output High Voltage					
D090		I/O ports	Vdd - 0.7	—	_	V	IOH = -3.0 mA, VDD = 4.5V
D092		OSC2/CLKOUT (RC mode)	Vdd - 0.7	-	_	V	IOH = -1.3 mA, VDD = 4.5V (Ind.) IOH = -1.0 mA, VDD = 4.5V (Ext.)
D193*	Vod	Open-Drain High Voltage	—	_	8.5	V	RB6 pin

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 14.4.1 "Using the Data EEPROM" on page 105.

19.4 DC Characteristics: PIC16F785/HV785-I (Industrial), PIC16F785/HV785-E (Extended) (Continued)

DC CH	ARACTE	RISTICS	Operating temp	Standard Operating Conditions (unless otherwise stated) Operating temperature-40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions				
		Capacitive Loading Specs on	on Output Pins								
D100	COSC2	OSC2 pin	_	—	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1				
D101	Сю	All I/O pins		50*	pF						
		Data EEPROM Memory									
D120	ED	Byte Endurance	100K	1M	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$				
D120A	ED	Byte Endurance	10K	100K	—	E/W	+85°C \leq TA \leq +125°C				
D121	Vdrw	VDD for Read/Write	Vmin	_	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage				
D122	TDEW	Erase/Write cycle time	—	5	6	ms					
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated				
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽⁴⁾	1M	10M	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$				
		Program Flash Memory									
D130	Eр	Cell Endurance	10K	100K	_	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$				
D130A	Eр	Cell Endurance	1K	10K	—	E/W	+85°C \leq TA \leq +125°C				
D131	Vpr	VDD for Read	Vmin		5.5	V	VMIN = Minimum operating voltage				
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V					
D133	TPEW	Erase/Write cycle time	_	2	2.5	ms					
D134	Tretd	Characteristic Retention	40	-	—	Year	Provided no other specifications are violated				

These parameters are characterized but not tested.

t Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external Note 1: clock in RC mode.

2: Negative current is defined as current sourced by the pin.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent 3: normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 14.4.1 "Using the Data EEPROM" on page 105.

19.5 Timing Parameter Symbology


The timing parameter symbols have been created with one of the following formats:


1. TppS2ppS

2. TppS

2. TPPO				
т				
F	Frequency	Т	Time	
Lowerc	case letters (pp) and their meanings:			
рр				
сс	CCP1	osc	OSC1	
ck	CLKOUT	rd	RD	
CS	CS	rw	RD or WR	
di	SDI	sc	SCK	
do	SDO	SS	SS	
dt	Data in	tO	TOCKI	
io	I/O port	t1	T1CKI	
mc	MCLR	wr	WR	
Upperc	case letters and their meanings:			
S				
F	Fall	Р	Period	
н	High	R	Rise	
I	Invalid (High-impedance)	V	Valid	
L	Low	Z	High-impedance	

FIGURE 19-2: LOAD CONDITIONS





Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency ⁽¹⁾		32.768		kHz	LP mode (complementary input only)
			DC	_	4	MHz	XT mode
			DC	_	20	MHz	HS mode
			DC	—	20	MHz	EC mode
		Oscillator Frequency ⁽¹⁾		32.768		kHz	LP Osc mode
		. ,	—	4	—	MHz	INTOSC mode
			DC	—	4	MHz	RC Osc mode
			0.1	—	4	MHz	XT Osc mode
			1	—	20	MHz	HS Osc mode
1	Tosc	External CLKIN Period ⁽¹⁾		0.3052		μS	LP mode (complementary input only)
			50	—	∞	ns	HS Osc mode
			50	_	×	ns	EC Osc mode
			250	—	∞	ns	XT Osc mode
		Oscillator Period ⁽¹⁾		0.3052	_	μS	LP Osc mode
			—	250	—	ns	INTOSC mode
			250	—	—	ns	RC Osc mode
			250	—	10,000	ns	XT Osc mode
			50	_	1,000	ns	HS Osc mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	200	TCY	DC	ns	TCY = 4/FOSC
3	TosL,	External CLKIN (OSC1) High	2*	—	—	μS	LP oscillator, Tosc L/H duty cycle
	TosH	External CLKIN Low	20*	—	—	ns	HS oscillator, Tosc L/H duty cycle
			100 *	—	—	ns	XT oscillator, Tosc L/H duty cycle
4	TosR,	External CLKIN Rise	_	_	50*	ns	LP oscillator
	TosF	External CLKIN Fall	—	—	25*	ns	XT oscillator
			—	—	15*	ns	HS oscillator


TABLE 19-1: EXTERNAL CLOCK TIMING REQUIREMENTS

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.

FIGURE 19-4: CLKOUT AND I/O TIMING



Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓	—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1↑ to CLKOUT↑	—	75	200	ns	(Note 1)
12	ТскR	CLKOUT rise time	—	35	100	ns	(Note 1)
13	ТскF	CLKOUT fall time	—	35	100	ns	(Note 1)
14	TckL2IoV	CLKOUT↓ to Port out valid	—	_	20	ns	(Note 1)
15	ТюV2скН	Port input valid before CLKOUT [↑]	Tosc + 200 ns	_		ns	(Note 1)
16	TckH2iol	Port input hold after CLKOUT↑	0	_		ns	(Note 1)
17	TosH2IoV	OSC1↑ (Q1 cycle) to Port out valid	—	50	150 *	ns	
				_	300	ns	
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	100	_	_	ns	
19	TIOV20SH	Port input valid to OSC1↑ (I/O in setup time)	0	_		ns	
20	TIOR	Port output rise time		10	40	ns	
21	TIOF	Port output fall time	—	10	40	ns	
22	TINP	INT pin high or low time	25	—	_	ns	
23	Тквр	PORTA interrupt-on-change high or low time	Тсү	—		ns	

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

Param No.	Sym	Characteristic	Freq. Tolerance	Min	Тур†	Max	Units	Conditions
F10	Fosc	Internal Calibrated	±1%	7.92	8.00	8.08	MHz	VDD = 3.5V, 25°C
		INTOSC Frequency ⁽¹⁾	±2%	7.84	8.00	8.16	MHz	$2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			±5%	7.60	8.00	8.40	MHz	$\begin{array}{l} 2.0V \leq VDD \leq 5.5V \\ -40^\circ C \leq TA \leq +85^\circ C \ (Ind.) \\ -40^\circ C \leq TA \leq +125^\circ C \ (Ext.) \end{array}$
F14	TIOSCST	Oscillator wake-up from	—	Ι	12	24	μS	VDD = $2.0V$, $-40^{\circ}C$ to $+85^{\circ}C$
	Slee	Sleep start-up time*	—	—	7	14	μS	VDD = $3.0V$, $-40^{\circ}C$ to $+85^{\circ}C$
			—	—	6	11	μS	$VDD = 5.0V, -40^{\circ}C \text{ to } +85^{\circ}C$

TABLE 19-3: PRECISION INTERNAL OSCILLATOR PARAMETERS

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 uF and 0.01 uF values in parallel are recommended.






FIGURE 19-6: BROWN-OUT RESET TIMING AND CHARACTERISTICS




TABLE 19-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2		_	μS	VDD = 5.0V, -40°C to +85°C
			11	18	24	μS	Extended temperature
31	TWDT	Watchdog Timer Time-out Period	10	17	25	ms	VDD = 5.0V, -40°C to +85°C
		(No Prescaler)	10	17	30	ms	Extended temperature
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28*	64	132*	ms	VDD = 5.0V, -40°C to +85°C
34	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	—	—	2.0	μS	
35	VBOR	Brown-out Reset Voltage	2.025	_	2.175	V	
36	TBOR	Brown-out Reset Pulse Width	100*	—	_	μS	$VDD \leq VBOR (D005)$

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.









TABLE 19-5:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	---

Param No.	Sym		Characteristic		Min	Тур†	Max	Units	Conditions
40*	T⊤0H	T0CKI High Pulse	e Width	No Prescaler	0.5 Tcy + 20	_	—	ns	
				With Prescaler	10	_	_	ns	
41*	T⊤0L	T0CKI Low Pulse Width No Prescaler With Prescaler		0.5 Tcy + 20	—	—	ns		
				10	—	—	ns		
42*	T⊤0P	T0CKI Period		Greater of: 20 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value (2, 4,, 256)	
45*	T⊤1H	T1CKI High	Synchronous, No	o Prescaler	0.5 Tcy + 20		—	ns	
		Time	Synchronous, with Prescaler		15		—	ns	
			Asynchronous		30	—	—	ns	
46*	T⊤1L	T1CKI Low Time	Synchronous, No	o Prescaler	0.5 Tcy + 20	—	—	ns	
			Synchronous, with Prescaler		15		—	ns	
			Asynchronous		30	_	—	ns	
47*	T⊤1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>TCY + 40</u> N	-	—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60			ns	
48	FT1		or input frequency range led by setting bit T1OSCEN)		DC	_	200*	kHz	
49	TCKEZTMR1	Delay from extern	nal clock edge to t	timer increment	2 Tosc*	_	7 Tosc*	_	

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-8: CAPTURE/COMPARE/PWM TIMINGS (CCP)



Param No.	Symbol	Characteristic	Characteristic		Тур†	Max	Units	Conditions
50*	TCCL	CCP1 input low time	No Prescaler	0.5TCY + 20		-	ns	
			With Prescaler	20	_	_	ns	
51*	ТссН	CCP1 input high time	No Prescaler	0.5TCY + 20		—	ns	
			With Prescaler	20	_	_	ns	
52*	TCCP	CCP1 input period		<u>3Tcy + 40</u> N		—	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 output rise time		_	25	50	ns	
54*	TCCF	CCP1 output fall time			25	45	ns	

TABLE 19-6:	CAPTURE/COMPARE/PWM REQUIREMENTS ((CCP))

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

*

TABLE 19-7: COMPARATOR SPECIFICATIONS

Comparator Specifications			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Symbol	Characteristics	Min	Тур	Мах	Units	Comments		
C01	Vos	Input Offset Voltage	—	±5	±10	mV			
C02	Vсм	Input Common Mode Voltage	0	—	Vdd – 1.5	V			
C03	ILC	Input Leakage Current	_		200*	nA			
C04	CMRR	Common Mode Rejection Ratio	+70*	_	—	dB			
C05	Trt	Response Time ⁽¹⁾	_	_	20*	ns	Internal		
			—	—	40*	ns	Output to pin		

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD - 1.5V.

TABLE 19-8: COMPARATOR VOLTAGE REFERENCE (CVREF) SPECIFICATIONS

Comparator Voltage Reference Specifications			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments	
CV01	CVRES	Resolution	-	Vdd/24* Vdd/32	_	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)	
CV02		Absolute Accuracy	_	_	±1/4* ±1/2*	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)	
CV03		Unit Resistor Value (R)	—	2K*	_	Ω		
CV04		Settling Time ⁽¹⁾	_	—	10*	μS		

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.

TABLE 19-9: VOLTAGE REFERENCE (VR) SPECIFICATIONS

VR Voltage Reference Specifications							
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments
VR01	VROUT	VR voltage output	1.188 1.176 1.164	1.200 1.200 1.200	1.212 1.224 1.236	V V V	$\begin{array}{l} TA=25^{\circ}C\\ 0^{\circ}C\leq TA\leq +85^{\circ}C\\ -40^{\circ}C\leq TA\leq +125^{\circ}C \end{array}$

TABLE 19-10: VOLTAGE REFERENCE OUTPUT (VREF) BUFFER SPECIFICATIONS

voltage Reference Output Buffer		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating voltage $3.0V \le VDD \le 5.5V$							
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
VB01*	CL	External capacitor load	—	_	200	pF			

These parameters are characterized but not tested.

TABLE 19-11: OPERATIONAL AMPLIFIER (OPA) MODULE DC SPECIFICATIONS

OPA DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ V_{CM} = 0V, \ V_{OUT} = V_{DD}/2, \ V_{DD} = 5.0V, \ V_{SS} = 0V, \ C_L = 50pF, \\ R_L = 100k \\ \mbox{Operating temperature} \qquad -40^\circ C \leq T_A \leq +125^\circ C \end{array}$						
Param No.	Sym	Characteristics	Min	Тур	Comments				
OPA01	Vos	Input Offset Voltage	—	±5	—	mV			
OPA02* OPA03*	IB IOS	Input current and impedance Input bias current Input offset bias current		±2* ±1*		nA pA			
OPA04* OPA05*	Vсм CMR	Common Mode Common mode input range Common mode rejection	Vss 65	— 70	VDD – 1.4 —	V dB	VDD = 5.0V VCM = VDD/2, Freq. = DC		
OPA06A* OPA06B*	Aol Aol	Open Loop Gain DC Open loop gain DC Open loop gain		90 60		dB dB	No load Standard load		
OPA07* OPA08*	Vout	Output Output voltage swing Output short circuit current	Vss+100		Vdd - 100 28	mV mA	To VDD/2 (20 k Ω connected to VDD, 20 k Ω + 20 pF to Vss)		
	100	Power Supply		20	20	111/ \			
OPA10	PSR	Power supply rejection	80		—	dB			

* These parameters are characterized but not tested.

TABLE 19-12: OPERATIONAL AMPLIFIER (OPA) MODULE AC SPECIFICATIONS

OPA AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ VCM = 0V, VOUT = VDD/2, VDD = 5.0V, VSS = 0V, CL = 50 pF, \\ RL = 100k \\ Operating temperature \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \end{array}$					
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments	
OPA11*	GBWP	Gain bandwidth product	—	3		MHz		
OPA12*	TON	Turn on time	—	10	15	μS		
OPA13*	ΘΜ	Phase margin	—	60	_	deg		
OPA14*	SR	Slew rate	2	_	_	V/µs		

* These parameters are characterized but not tested.

TABLE 19-13: TWO-PHASE PWM DEAD TIME DELAY SPECIFICATIONS

Dead Time Delay Characteristics		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments	
PW01*	Tdly	Dead Time Delay	205	231	275	ns	Fosc = 4 MHz, maximum delay, Complementary mode	

* These parameters are characterized but not tested.

SHUNT I	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments
SR01	VSHUNT	Shunt Voltage	4.75	5	5.25	V	
SR02	ISHUNT	Shunt Current	4	—	50	mA	
SR03*	TSETTLE	Settling Time		_	150	ns	To 1% of final value
SR04*	CLOAD	Load Capacitance	0.01	—	10	μF	Bypass capacitor on VDD pin
SR05*	Δ ISNT	Regulator operating current	—		180	μΑ	Includes band gap reference current

TABLE 19-14: SHUNT REGULATOR SPECIFICATIONS (PIC16HV785 only)

These parameters are characterized but not tested.

*


TABLE 19-15: PIC16F785/HV785 A/D CONVERTER CHARACTERISTICS:

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
A01	Nr	Resolution			10 bits	bit	
A03	EIL	Integral Error	_	—	±1	LSb	VREF = 5.0V (external)
A04	Edl	Differential Error	_	—	±1	LSb	No missing codes to 10 bits VREF = 5.0V (external)
A06	EOFF	Offset Error	_	—	±1	LSb	VREF = 5.0V (external)
A07	Egn	Gain Error	_	_	±1	LSb	VREF = 5.0V (external)
A20 A20A	Vref	Reference Voltage	2.2 ⁽⁴⁾ 1.0		 Vdd + 0.3	V	Absolute minimum to ensure 10-bit accuracy
A25	VAIN	Analog Input Voltage	Vss	_	VREF ⁽⁵⁾	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	10	kΩ	
A50	IREF	VREF Input Current* ⁽³⁾		_	150	μA	During VAIN acquisition. Based on differential of VHOLD to
			—		1	mA	VAIN. Transient during A/D conversion cycle.

These parameters are characterized but not tested.

- † Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Total Absolute Error includes Integral, Differential, Offset and Gain Errors.
 - **2:** The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
 - **3:** VREF current is from external VREF or VDD pin, whichever is selected as reference input.
 - 4: Only limited when VDD is at or below 2.5V. If VDD is above 2.5V, VREF is allowed to go as low as 1.0V.
 - 5: Analog input voltages are allowed up to VDD, however the conversion accuracy is limited to VSS to VREF.

FIGURE 19-9: PIC16F785/HV785 A/D CONVERSION TIMING (NORMAL MODE)



SLEEP instruction to be executed.

IADLL	19-10.	FICTOF763/HV763 A/D CONVERSION REQUIREMENTS								
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
130	TAD	A/D Clock Period	1.6	—	—	μS	Tosc-based, VREF \geq 3.0V			
			3.0*	—	—	μs	Tosc-based, VREF full range			
130	TAD	A/D Internal RC Oscillator Period	3.0*	6.0	9.0*	μS	ADCS<1:0> = 11 (RC mode) At VDD = 2.5V			
			2.0*	4.0	6.0*	μs	At VDD = 5.0V			
131	Τςνν	Conversion Time (not including Acquisition Time) ⁽¹⁾		11	_	Tad	Set GO bit to new data in A/D result register			
132	TACQ	Acquisition Time	(Note 2)	11.5	—	μS				
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).			
134	TGO	Q4 to A/D Clock Start	_	Tosc/2	_	_	If the A/D clock source is selected as RC, a time of TcY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.			

TABLE 19-16: PIC16F785/HV785 A/D CONVERSION REQUIREMENTS

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRESH and ADRESL registers may be read on the following TCY cycle.

2: See Section 12.2 "A/D Acquisition Requirements" for minimum conditions.




TABLE 19-17: PIC16F785/HV785 A/D CONVERSION REQUIREMENTS (SLEEP MODE)										
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
400	-							-		

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D Internal RC					ADCS<1:0> = 11 (RC mode)
		Oscillator Period	3.0*	6.0	9.0*	μS	At VDD = 2.5V
			2.0*	4.0	6.0*	μS	At VDD = 5.0V
131	ΤΟΝΥ	Conversion Time (not including Acquisition Time) ⁽¹⁾	—	11		Tad	
132	TACQ	Acquisition Time	(Note 2)	11.5		μS	
			5*	_	l	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2 + Tcy			If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Table 12-1 for minimum conditions.

NOTES:

20.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


The graphs and tables provided in this section are for design guidance and are not tested.


In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.




















FIGURE 20-4: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)

















FIGURE 20-8: TYPICAL IDD vs. VDD OVER Fosc (EXTRC MODE)








FIGURE 20-10: IDD vs. VDD OVER Fosc (LFINTOSC MODE, 31 kHz)












FIGURE 20-12: MAXIMUM IDD vs. Fosc OVER VDD (HFINTOSC MODE)









Max 85°C

3.5

VDD (V)


4.0

4.5


5.0

5.5





3.0




4.0

2.0


0.0

2.0


2.5




















FIGURE 20-20: CVREF IPD vs. VDD OVER TEMPERATURE (HIGH RANGE)










FIGURE 20-22: T1OSC IPD vs. VDD OVER TEMPERATURE (32 kHz)





















FIGURE 20-27: TTL INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE













FIGURE 20-30: ADC CLOCK PERIOD vs. VDD OVER TEMPERATURE























FIGURE 20-35: TYPICAL HFINTOSC FREQUENCY CHANGE OVER DEVICE VDD (85°C)




























FIGURE 20-41: TYPICAL VP6 REFERENCE VOLTAGE DISTRIBUTION (5V, 85°C)











FIGURE 20-43: TYPICAL VP6 REFERENCE VOLTAGE DISTRIBUTION (5V, -40°C)









FIGURE 20-45: TYPICAL VP6 REFERENCE VOLTAGE DISTRIBUTION (3V, 85°C)








FIGURE 20-47: TYPICAL VP6 REFERENCE VOLTAGE DISTRIBUTION (3V, -40°C)



21.0 PACKAGING INFORMATION

21.1 Package Marking Information


The following sections give the technical details of the packages.



* Standard PIC[®] device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		20	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	_
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.980	1.030	1.060
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

20-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	e	1.27 BSC		
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	12.80 BSC		
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.20	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-094B

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	ф	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




	Units		MILLIMETERS	5
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	e		0.50 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		4.00 BSC	
Exposed Pad Width	E2	2.60	2.70	2.80
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.60	2.70	2.80
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B

20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] With 0.40 mm Contact Length





Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
				IVIAA
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			2.50
Optional Center Pad Length	T2			2.50
Contact Pad Spacing	C1		3.93	
Contact Pad Spacing	C2		3.93	
Contact Pad Width	X1			0.30
Contact Pad Length	Y1			0.73
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2126A

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

This is a new data sheet.

Revision B

Updates throughout document.

Revision C

Revised part number to include "HV785"; Added PWM Setup Example; Added Voltage Regulator secton.

Revision D

Revised VROUT min./max. limits in Table 19-9.

Revision E

Adding Characterization Data and small updates and reformatting.

APPENDIX B: MIGRATING FROM OTHER PIC® DEVICES

This discusses some of the issues in migrating from the PIC16F684 PIC[®] device to the PIC16F785/HV785.

B.1 PIC16F684 to PIC16F785/HV785

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F684	PIC16F785		
Max Operating Speed	20 MHz	20 MHz		
Max Program Memory (Words)	2048	2048		
SRAM (bytes)	128	128		
A/D Resolution	10-bit	10-bit		
Data EEPROM (bytes)	256	256		
Timers (8/16-bit)	2/1	2/1		
Oscillator modes	8	8		
Brown-out Reset	Y	Y		
Internal Pull-ups	RA0/1/2/4/5 MCLR	RA0/1/2/3/4/5 MCLR		
Interrupt-on-change	RA0/1/2/3/4/5	RA0/1/2/3/4/5		
Comparator		2		
CCP	ECCP	Y		
Op Amps	N	2		
PWM	N	Two-Phase		
Ultra Low-Power Wake-up	Y	Ν		
Extended WDT	Y	Y		
Software Control Option of WDT/BOR	Y	Y		
INTOSC Frequencies	32 kHz -	32 kHz -		
	8 MHz	8 MHz		
Clock Switching	Y	Y		

NOTES:

INDEX

Α
A/D
Acquisition Requirements
Analog Port Pins80
Associated Registers
Block Diagram
Calculating Acquisition Time
Channel Selection 80
Configuration and Operation 80
Configuring
Configuring Interrupt85
Conversion Clock
Effects of Reset
Internal Sampling Switch (Rss) Impedance
Operation During Sleep88
Output Format81
Reference Voltage (VREF)80
Source Impedance86
Special Event Trigger 89
Specifications
Starting a Conversion81
Using the ECCP Trigger89
Absolute Maximum Ratings141
AC Characteristics
Load Conditions150
ADCON0 Register
ADCON1 Register
Analog-to-Digital Converter. See A/D
ANSEL Register
ANSEL0 Register 82
ANSEL1 Register 82
Assembler
MPASM Assembler138

В

Block Diagrams	
(CCP) Capture Mode Operation	
A/D	
Analog Input Model	
Clock Source	23
Comparator 1	64
Comparator 2	66
Compare	
CVref	
Fail-Safe Clock Monitor (FSCM)	
In-Circuit Serial Programming Connections	
Interrupt Logic	118
On-Chip Reset Circuit	
OPA Module	••••••
PIC16F785/HV785	
RA0 Pin	38
RA1 Pin	
RA2 Pin	
RA3 Pin	
RA4 Pin	-
RA5 Pin	-
RB4 and RB5 Pins	
RB6 Pin	
RB7 Pin	
RC0 and RC1 Pins	-
RC0, RC6 and RC7 Pins	
RC1 Pin	

RC2 and RC3 Pins	47
RC4 Pin	47
RC5 Pin	48
Resonator Operation	25
Timer1	51
Timer2	56
TMR0/WDT Prescaler	49
Two Phase PWM	
Complementary Output Mode	101
Simplified Diagram	92
Single Phase Example	98
VR Reference	74
Watchdog Timer (WDT)	121
Brown-out Reset (BOR)	110
Associated Registers	112
Calibration	111
Specifications	
Timing and Characteristics	154

С

C Compilers	
MPLAB C18	138
MPLAB C30	138
Capture Module. See Capture/Compare/PWM (CCP)	
Capture/Compare/PWM (CCP)	. 57
Associated Registers	
Associated Registers w/ Capture/Compare/Timer1	. 59
Capture Mode	. 58
CCP1 Pin Configuration	. 58
Compare Mode	. 58
CCP1 Pin Configuration	. 59
Software Interrupt Mode	. 59
Special Event Trigger and A/D Conversions	. 59
Timer1 Mode Selection	. 59
Prescaler	. 58
PWM Mode	60
Duty Cycle	. 61
Effects of Reset	
Example PWM Frequencies and Resolutions	. 61
Operation in Power Managed Modes	. 62
Operation with Fail-Safe Clock Monitor	. 62
Setup for Operation	62
Setup for PWM Operation	
Specifications	156
Timer Resources	. 57
CCP. See Capture/Compare/PWM (CCP)	
CCP1CON Register	. 57
CCPR1H Register	. 57
CCPR1L Register	. 57
Clock Sources	. 23
CM1CON0	. 65
CM2CON1	. 68
Code Examples	
Assigning Prescaler to Timer0	. 50
Assigning Prescaler to WDT	
Changing Between Capture Prescalers	. 58
Data EEPROM Read	105
Data EEPROM Write	105
EEPROM Write Verify	105
Indirect Addressing	. 22
Initializing A/D	
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	

Interrupt Context Saving12	20
Code Protection12	24
Comparator Module6	53
Associated Registers7	'4
C1 Output State Versus Input Conditions 6	63
C2 Output State Versus Input Conditions	6
Comparator Interrupts6	9
Effects of Reset6	;9
Comparator Voltage Reference (CVREF)	
Specifications15	7
Comparators	
C2OUT as T1 Gate5	2
Specifications15	7
Compare Module. See Capture/Compare/PWM (CCP)	
CONFIG Register10	
Configuration Bits10)7
Customer Change Notification Service	
Customer Notification Service)1
Customer Support 20)1

D

Data EEPROM Memory	
Associated Registers	
Code Protection	103, 106
Data Memory	9
DC and AC Characteristics	
Graphs and Tables	
DC Characteristics	
Extended and Industrial	148
Industrial and Extended	143
Development Support	
Device Overview	5

Е

EEADR Register	103
EECON1 Register	
•	
EECON2 Register	104
EEDAT Register	103
EEPROM Data Memory	
Avoiding Spurious Write	105
Reading	105
Write Verify	105
Writing	105
Effects of Reset	
A/D module	
Comparator module	69
OPA module	
PWM mode	62
Electrical Specifications	141
Errata	
F	

Fail-Safe Clock Monitor	
Fail-Safe Condition Clearing	
Reset and Wake-up from Sleep	
Firmware Instructions	
Fuses. See Configuration Bits	

G

9
125
124

www	.DataSh	eet4U.	com

Instruction Format
Instruction Set
ADDLW
ADDWF 129
ANDLW 129
ANDWF 129
MOVF 132
RRF 133
SLEEP 133
SUBLW
SUBWF
SWAPF
TRIS
XORLW
XORWF
ACRWF
-
BSF
BTFSC 130
BTFSS 130
CALL
CLRF 130
CLRW 130
CLRWDT 130
COMF
DECF
DECFSZ
GOTO
INCF
INCFSZ
IORLW
IORWF 132
MOVLW 132
MOVWF132
NOP132
RETFIE 133
RETLW 133
RETURN
RLF
Summary Table
INTCON Register
Internal Oscillator Block
INTOSC
Specifications
Internal Sampling Switch (Rss) Impedance
Internet Address 201
Interrupts 117
(CCP) Compare 58
A/D
Associated Registers 119
Comparator 69
Context Saving 120
Data EEPROM Memory Write 104
Interrupt-on-Change
Oscillator Fail (OSF)
PORTA Interrupt-on-change
RA2/INT
TMR0
TMR1
TMR2 to PR2 Match
INTOSC Specifications
IOCA (Interrupt-on-Change)
IOCA Register
L
Load Conditions

Μ

MCLR	110
Internal	
	9
Data	9
Data EEPROM Memory	
Program	9
	39, 137, 139, 138

0

OPA2CON Register
AC Specifications
Associated Registers77
DC Specifications158
OPTION_REG Register
OSCCON Register
Oscillator
Associated Registers
Oscillator Specifications
Oscillator Start-up Timer (OST)
Specifications154
Oscillator Switching
Fail-Safe Clock Monitor
Two-Speed Clock Start-up
OSCTUNE
Oscillator Tuning Register (Address 90h)28

Ρ

Packaging	
PCL and PCLATH	21
Stack	21
PCON	
Power Control Register (Address	
8Eh)	20
PCON Register	
PICSTART Plus Development Programmer	
PIE1 Register	
Pin Diagram	
Pinout Descriptions	, -
PIC16F684	6
PIR1 Register	
PORTA	
Additional Pin Functions	
Interrupt-on-change	
Weak Pull-up	
Associated Registers	
Pin Descriptions and Diagrams	
RA0	
RA1	
RA2	
RA3	
RA4	
RA5	-
Specifications	-
PORTB	
Associated Registers	
Pin Descriptions and Diagrams	
RB4	
RB5	
RB6	
RB7	
PORTC	
Associated Registers	-
/ 000010100 / 10910103	<u>о</u> -т, то

Pin Descriptions and Diagrams	46
RC0	46
RC1	46
RC2	47
RC3	47
RC4	47
RC5	48
RC6	46
RC7	
Specifications	152
Power-Down Mode (Sleep)	123
Power-up Timer (PWRT)	110
Specifications	154
Power-up Timing Delays	112
Precision Internal Oscillator Parameters	153
Prescaler	
Shared WDT/Timer0	50
Switching Prescaler Assignment	50
Program Memory	9
Map and Stack	9
Programming, Device Instructions	127
PWM. See Two Phase PWM	
PWMCLK Register	
PWMCON0 Register	93
PWMCON1 Register	101
PWMPH1 Register	95
PWMPH2 Register	

R

Reader Response	202
Read-Modify-Write Operations	127
REFCON (VR Control)	73
Register	
INTCON INTERRUPT CONTROL REGISTER	(AD-
DRESS	
0Bh, 8Bh, 10Bh or 183h)	17
IOCA (Interrupt-on-Change)	
WPUA (Weak Pull-up PORTA)	36
Registers	
ADCON0 (A/D Control 0)	
ADCON1 (A/D Control 1)	
ANSEL (Analog Select) 93, 94	
ANSEL0 (Analog Select 0)	
ANSEL1 (Analog Select 1)	
CCP1CON (CCP Operation)	
CCPR1H	
CCPR1L	-
CM1CON0 (C1 Control)	65
CM1CON0 (C2 Control)	
CM2CON0	
CM2CON1 (C2 Control)	
CONFIG (Configuration Word)	
Data Memory Map	
EEADR (EEPROM Address)	
EECON1 (EEPROM Control 1)	
EECON2 (EEPROM Control 2)	
EEDAT (EEPROM Data)	
INTCON (Interrupt Control)	
IOCA (Interrupt-on-Change PORTA)	
Op Amp 2 Control Register (OPA2CON)	76
OPTION_REG	
OPTION REGISTER	
OPTION_REG (Option)	
OSCCON (Oscillator Control)	
PCON (Power Control)	112
PIE1 (Peripheral Interrupt Enable 1)	18

PIR1 (Peripheral Interrupt Register 1)	
PORTA	
PORTB	
PORTC	45
PWMCLK (PWM Clock Control)	
PWMCON0 (PWM Control 0)	
PWMCON1 (PWM Control 1)	
PWMPH1 (PWM Phase 1 control)	
PWMPH2 (PWM Phase 2 control)	
REFCON (VR Control)	
Reset Values	114
Reset Values (Special Registers)	116
Special Function Registers	
Special Register Summary	12, 13, 14
STATUS	15
Status	16, 109
T1CON (Timer1 Control)	53
T2CON (Timer2 Control)	
TRISA (Tri-State PORTA)	
TRISB (Tri-State PORTB)	
TRISC (Tri-state PORTC)	45
WDTCON (Watchdog Timer Control)	122
WPUA (Weak Pull-up PORTA)	
Resets	109
Power-On Reset	
Revision History	193
RRF Instruction	

S

SLEEP	
Instruction	
Power-Down Mode	
Wake-Up	
Wake-Up Using Interrupts	
Software Simulator (MPLAB SIM)	
Special Event Trigger	
Special Function Registers	9
Specifications	
STATUS Register	
Status Register	
SUBLW Instruction	
SUBWF Instruction	
SWAPF Instruction	

т

Time-out Sequence	
Timer0	
Associated Registers	
External Clock	
Interrupt	
Operation	
Prescaler	
Specifications	
Timer1	
Associated Registers	
Asynchronous Counter Mode	
Reading and Writing	
Interrupt	
Modes of Operations	
Operation During Sleep	
Oscillator	
Prescaler	
Specifications	

Timer1 Gate	
Inverting Gate 52	
Selecting Source52	
TMR1H Register 51	
TMR1L Register51	
Timer2	
Associated Registers 56	
Operation	
Postscaler55	
PR2 Register 55	
Prescaler	
TMR2 Register55	
TMR2 to PR2 Match Interrupt 55, 56	
Timing Diagrams	
A/D Conversion	
A/D Conversion (Sleep Mode)161	
Brown-out Reset (BOR)154	
Brown-out Reset Situations 111	
Capture/Compare/PWM (CCP) 156	
CLKOUT and I/O 152	
External Clock 151	
Fail-Safe Clock Monitor (FSCM)	
INT Pin Interrupt 119	
Reset, WDT, OST and Power-up Timer 153	
Time-out Sequence	
Case 1 113	
Case 2 113	
Case 3 113	
Timer0 and Timer1 External Clock	
Timer1 Incrementing Edge	
Two Phase PWM	
Complementary Output	
Start-up	
Two Speed Start-up	
Two-Phase PWM	
Auto-Shutdown	
Wake-up from Interrupt	
Timing Parameter Symbology	
TRIS Instruction	
TRISA Register	
TRISB Register	
TRISC Register	
Two Phase PWM	
Activating	
Active Output Level	
Active Output Level	
Auto-shutdown	
Clock Control (PWMCLK)	
Control Register 0 (PWMCON0)	
Control Register 1 (PWMCON0)	
- · · · · ·	
Master/Slave Operation	
Output Blanking	
Phase 2 Control (PWMPH1)	
PWM Duty Cycle	
PWM Frequency	
PWM Period	
PWM Phase	
PWM Phase Resolution	
Shutdown	
Two-Phase PWM	
Dead Time Delay	
Two-Speed Clock Start-up Mode 30	

۷

Voltage Reference (VR)	_
Specifications157	7
Voltage Reference Output (VREF) BUFFER	
Specifications157	7
Voltage References70)
Associated Registers74	1
Configuring CVref70)
CVref (Comparator Reference)70)
CVref Accuracy70)
Fixed VR reference	3
VR Stabilization74	1
VREF. SEE A/D Reference Voltage	

W

Wake-up Using Interrupts	123
Watchdog Timer (WDT)	
Associated Registers	
Clock Source	121
Modes	121
Period	121
Specifications	
WDTCON Register	
WPUA (Weak Pull-up PORTA)	
WPUA Register	
WWW Address	
WWW, On-Line Support	4

Х

XORLW Instruction	. 134
XORWF Instruction	. 135

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fro	m: Name	
	Company	
		FAX: ()
• •	plication (optional):	
Wo	uld you like a reply? <u>Y</u> N	
Dev	rice: PIC16F785/HV785	Literature Number: DS41249E
Que	estions:	
1.	What are the best features of this do	ocument?
2.	How does this document meet your	hardware and software development needs?
3.	Do you find the organization of this of	document easy to follow? If not, why?
4.	What additions to the document do y	you think would enhance the structure and subject?
5.	What deletions from the document c	ould be made without affecting the overall usefulness?
6.	Is there any incorrect or misleading i	information (what and where)?
7.	How would you improve this docume	ent?

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC16F785 - E/SO 301 = Extended temp., SOIC package. b) PIC16F785 - I/ML = Industrial temp., QFN package.
Device:	PIC16F785 ⁽¹⁾ , PIC16HV785 ⁽¹⁾ , PIC16F785T ⁽²⁾ , PIC16HV785T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC16F785 ⁽¹⁾ , PIC16HV785 ⁽¹⁾ , PIC16F785T ⁽²⁾ , PIC16HV785T ⁽²⁾ ; VDD range 2.0V to 5.5V	
Temperature Range:	I = -40° C to $+85^{\circ}$ C Industrial) E = -40° C to $+125^{\circ}$ C Extended)	
Package:	ML = QFN P = PDIP SO = SOIC SS = SSOP	Note 1: F = Standard Voltage Range LF = Wide Voltage Range
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	2: T = in tape and reel PLCC, and TQFP packages only.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869