

PIC12C5XX

8-Pin, 8-Bit CMOS Microcontrollers

Devices included in this Data Sheet:

- PIC12C508 PIC12C508A PIC12CE518
- PIC12C509 PIC12C509A PIC12CE519
- PIC12CR509A
 - Note: Throughout this data sheet PIC12C5XX refers to the PIC12C508, PIC12C509, PIC12C508A, PIC12C509A, PIC12CR509A, PIC12CE518 and PIC12CE519. PIC12CE5XX refers to PIC12CE518 and PIC12CE519.

High-Performance RISC CPU:

- · Only 33 single word instructions to learn
- All instructions are single cycle (1 µs) except for program branches which are two-cycle
- Operating speed: DC 4 MHz clock input DC - 1 μs instruction cycle

		•	-							
	Memory									
Device	EPROM Program	ROM Program	RAM Data	EEPROM Data						
PIC12C508	512 x 12		25							
PIC12C508A	512 x 12		25							
PIC12C509	1024 x 12		41							
PIC12C509A	1024 x 12		41							
PIC12CE518	512 x 12		25	16						
PIC12CE519	1024 x 12		41	16						
PIC12CR509A		1024 x 12	41							

• 12-bit wide instructions

- 8-bit wide data path
- Seven special function hardware registers
- Two-level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions
- Internal 4 MHz RC oscillator with programmable calibration
- In-circuit serial programming


Peripheral Features:

- 8-bit real time clock/counter (TMR0) with 8-bit programmable prescaler
- Power-On Reset (POR)
- Device Reset imer D(RT)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code-protection
- 1,000,000 erase/write cycle EEPROM data memory
- EEPROM data retention > 40 years
- · Power saving SLEEP mode
- · Wake-up from SLEEP on pin change
- · Internal weak pull-ups on I/O pins
- Internal pull-up on MCLR pin
- Selectable oscillator options:
 - INTRC: Internal 4 MHz RC oscillator
 - EXTRC: External low-cost RC oscillator
 - XT: Standard crystal/resonator
 - LP: Power saving, low frequency crystal


CMOS Technology:

- Low power, high speed CMOS EPROM/ROM technology
- · Fully static design
- · Wide operating voltage range
- Wide temperature range:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C
 - Extended: -40°C to +125°C
- Low power consumption
 - < 2 mA @ 5V, 4 MHz
 - 15 μA typical @ 3V, 32 KHz
 - < 1 μ A typical standby current


Pin Diagram - PIC12C508/509



Pin Diagram - PIC12C508A/509A, PIC12CE518/519



Pin Diagram - PIC12CR509A



Device Differences

Device	Voltage Range	Oscillator	Oscillator Calibration ² (Bits)	Process Technology (Microns)
PIC12C508A	3.0-5.5	See Note 1	6	0.7
PIC12LC508A	2.5-5.5	See Note 1	6	0.7
PIC12C508	2.5-5.5	See Note 1	4	0.9
PIC12C509A	3.0-5.5	See Note 1	6	0.7
PIC12LC509A	2.5-5.5	See Note 1	6	0.7
PIC12C509	2.5-5.5	See Note 1	4	0.9
PIC12CR509A	2.5-5.5	See Note 1	6	0.7
PIC12CE518	3.0-5.5	-	6	0.7
PIC12LCE518	2.5-5.5	-	6	0.7
PIC12CE519	3.0-5.5	-	6	0.7
PIC12LCE519	2.5-5.5	-	6	0.7

Note 1: If you change from the PIC12C50X to the PIC12C50XA or to the PIC12CR50XA, please verify oscillator characteristics in your application.

Note 2: See Section 7.2.5 for OSCCAL implementation differences.

TABLE OF CONTENTS

General Description	4
PIC12C5XX Device Variaties	
Electrical Characteristica _ PIC12C509/PIC12C500	
PIC12C508A/PIC12C509A/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/	
PIC12LCE518/PIC12LCE519/ PIC12LCR509A	93
Packaging Information	99
C	105
2C5XX Product Identification System	109
s and Support:	109
	General Description PIC12C5XX Device Varieties Architectural Overview Memory Organization I/O Port Timer0 Module and TMR0 Register EEPROM Peripheral Operation Special Features of the CPU Instruction Set Summary Development Support Electrical Characteristics - PIC12C508/PIC12C509 DC and AC Characteristics - PIC12C508/PIC12C509 Electrical Characteristics PIC12C508A/PIC12C509 Electrical Characteristics PIC12C508A/PIC12C509 PIC12CE518/PIC12CE519/ PIC12LCE518/PIC12LCE519/ PIC12LCE518/PIC12LCE519/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/ PIC12CE518/PIC12LCE519/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/ PIC12LCE518/PIC12LCE519/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/ PIC12LCE518/PIC12LCE519/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/ PIC12LCE518/PIC12LCE519/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/ PIC12LCE518/PIC12LCE519/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/ PIC12LCE518/PIC12LCE519/PIC12LCF509A. Packaging Information C

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC12C5XX from Microchip Technology is a family of I ow-cost, high p erformance, 8-bit, fully s tatic, EEPROM/EPROM/ROM-based CMOS microcontrollers. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cy cle (1 μ s) e xcept f or program br anches which take two cycles. The PIC12C5XX delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its c lass. The easy to us e and eas y to remember instruction s et r educes de velopment ti me s ignificantly.

The PIC1 2C5XX products are e quipped with special features that r educe system cost and po wer r equirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including INTRC internal oscillator mode and the power-saving LP (Low Power) oscillator mode. Power saving SLEEP mod e, W atchdog T imer and code protection features a lso i mprove system cost, p ower and reliability.

The PIC12 C5XX are a vailable in the c ost-effective One-Time-Programmable (OTP) v ersions which are suitable for production in any volume. The c ustomer can take full advantage of Microchip's price leadership in OTP microcontrollers while benefiting from the OTP's flexibility.

The PIC12C5XX products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, fuzzy logic support tools, a I ow-cost de velopment pr ogrammer, and a ful I featured programmer. All the tools are supported on IBM[®] PC and compatible machines.

1.1 Applications

The PI C12C5XX s eries fits perfectly in app lications ranging from personal care app liances and s ecurity systems to low-power r emote t ransmitters/receivers. The EPR OM technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies. etc.) extremely fast and c onvenient, while the EE PROM data memory te chnology allows for the changing of calibration factors and security codes. The small footprint packages, for through hole or surface mounting, make this microcontroller series perfect for a pplications with space limitations. Low-cost, I ow-power, high performance, ease of u se and I/O flexibility make the PIC12C5XX series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic and PLD's in larger systems, coprocessor applications).

		PIC12C508(A)	PIC12C509(A)	PIC12CR509A	PIC12CE518	PIC12CE519	PIC12C671	PIC12C672	PIC12CE673	PIC12CE674
Clock	Maximum Frequency of Operation (MHz)	4	4	4	4	4	10	10	10	10
Memory	EPROM Program Memory	512 x 12	1024 x 12	1024 x 12 (ROM)	512 x 12	1024 x 12	1024 x 14	2048 x 14	1024 x 14	2048 x 14
Memory	RAM Data Memory (bytes)	25	41	41	25	41	128	128	128	128
	EEPROM Data Memory (bytes)			—1	6	16	—	—	16	16
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0
	A/D Con- verter (8-bit) Channels					—	4	4	4	4
	Wake-up from SLEEP on pin change	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources			—			4	4	4	4
Features	I/O Pins	5	5	5	5	5	5	5	5	5
	Input Pins	11		11		1	1	1	1	1
	Internal Pull-ups	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	In-Circuit Serial Programming	Yes	Yes	—	Yes	Yes	Yes	Yes	Yes	Yes
	Number of Instructions	33	33	33	33	33	35	35	35	35
	Packages	8-pin DIP, JW, SOIC	8-pin DIP, JW, SOIC	8-pin DIP, SOIC	8-pin DIP, JW, SOIC	8-pin DIP, JW, SOIC	8-pin DIP, JW, SOIC	8-pin DIP, JW, SOIC	8-pin DIP, JW	8-pin DIP, JW

TABLE 1-1: PIC12CXXX & PIC12CEXXX FAMILY OF DEVICES

All PIC12CXXX & PIC12CEXXX devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

All PIC12CXXX & PIC12CEXXX devices use serial programming with data pin GP0 and clock pin GP1.

PIC12C5XX

NOTES:

2.0 PIC12C5XX DEVICE VARIETIES

A v ariety o f pac kaging op tions ar e a vailable. Depending on appl ication and pr oduction requirements, the pr oper de vice option can be selected us ing the i nformation in this s ection. W hen placing o rders, pl ease use the PIC1 2C5XX Product Identification System at the back of this data sheet to specify the correct part number.

2.1 UV Erasable Devices

The U V er asable v ersion, off ered i n c eramic s ide brazed package, is optimal for prototype development and pilot programs.

The UV er asable v ersion can be erased and reprogrammed to any of the configuration modes.

Note: Please note that erasing the device will also er ase the pre-programmed i nternal calibration value for the internal oscillator. The calibration value must be s aved prior to erasing the part.

Microchip's PICSTART[®] PLUS and PR O MATE[®] programmers all support programming of the PIC12C5XX. Third party programmers also are available; refer to the *Microchip Third Party Guide* for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who ne ed the fl exibility for fr equent c ode updates or small volume applications.

The OTP devices, packaged in plastic packages permit the user to pr ogram them onc e. I n add ition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip off ers a QTP Pr ogramming Ser vice f or factory production or ders. T his s ervice i s made available f or users who choose n ot t o pr ogram a medium to hi gh quantity of un its and whos e c ode patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and fuse options al ready pr ogrammed b y the f actory. Ce rtain code and p rootype verification pr ocedures do appl y before production shipments are available. Please contact y our local Microchip Technology s ales office f or more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few us er-defined I ocations i n each device ar e programmed with different serial numbers. The serial numbers may be r andom, ps eudo-random or sequential.

Serial programming allows e ach de vice t o ha ve a unique n umber whi ch c an serve as an entry-code, password or ID number.

2.5 Read Only Memory (ROM) Device

Microchip offers masked ROM to give the customer a low cost option for high volume, mature products.

PIC12C5XX

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC1 2C5XX family can be attr ibuted to a n umber of ar chitectural f eatures commonly found in RISC microprocessors. To beg in with, the PIC1 2C5XX us es a Har vard ar chitecture in which pr ogram and data are ac cessed on s eparate buses. This improves band width over traditional von Neumann ar chitecture where p rogram and data are fetched on the same bus. Separating program and data memor v fu rther al lows i nstructions to be s ized differently than the 8- bit wi de data wor d. Ins truction opcodes are 12-bits wide making it possible to have all single wor d instructions. A 12-bit w ide pr ogram memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (1µs @ 4MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM), R OM me mory, and non-volatile (EEPROM) for each device.

		Memo	ory	
Device	EPROM Program	ROM Program	RAM Data	EEPROM Data
PIC12C508	512 x 12		25	
PIC12C509	1024 x 12		41	
PIC12C508A	512 x 12		25	
PIC12C509A	1024 x 12		41	
PIC12CR509A		1024 x 12	41	
PIC12CE518	512 x 12		25 x 8	16 x 8
PIC12CE519	1024 x 12		41 x 8	16 x 8

The PIC 12C5XX can directly or indirectly address its register files and data me mory. All s pecial function registers including the program counter are mapped in the data memor y. The PI C12C5XX has a hi ghly orthogonal (symmetrical) instruction set that makes it possible to c arry out any operation on any r egister using any addressing mode. This symmetrical nature and I ack of 'special opti mals ituations' m ake programming with the PIC12C5XX simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC12C5XX device c ontains a n 8- bit AL U and working r egister. T he ALU i s a gener al pur pose arithmetic unit. It per forms arithmetic and Bool ean functions between data in the working register and any register file.


The ALU is 8- bits w ide and capable of ad dition, subtraction, s hift and I ogical o perations. Unless otherwise mentioned, ar ithmetic operations are two's complement in nature. In two- operand i nstructions, typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.





Name	DIP Pin #	SOIC Pin #	I/O/P Type	Buffer Type	Description
GP0	7	7	I/O	TTL/ST	Bi-directional I/O port/ serial programming data. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP1	6	6	I/O	TTL/ST	Bi-directional I/O port/ serial programming clock. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP2/T0CKI	5	5	I/O	ST	Bi-directional I/O port. Can be configured as T0CKI.
GP3/MCLR/Vpp	4	4	Ι	TTL/ST	Input port/master clear (reset) input/programming volt- age input. When configured as MCLR, this pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation or the device will enter programming mode. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. Weak pull-up always on if configured as MCLR. ST when in MCLR mode.
GP4/OSC2	3	3	I/O	TTL	Bi-directional I/O port/oscillator crystal output. Con- nections to crystal or resonator in crystal oscillator mode (XT and LP modes only, GPIO in other modes).
GP5/OSC1/CLKIN	2	2	I/O	TTL/ST	Bidirectional IO port/oscillator crystal input/external clock source input (GPIO in Internal RC mode only, OSC1 in all other oscillator modes). TTL input when GPIO, ST input in external RC oscillator mode.
Vdd	11		Р	_	Positive supply for logic and I/O pins
Vss	8	8	Р	_	Ground reference for logic and I/O pins

Legend: I = input, O = output, I/O = input/output, P = power, — = not used, TTL = TTL input, ST = Schmitt Trigger input

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quad rature clocks namel y Q 1, Q 2, Q 3 and Q 4. In ternally, the program c ounter is incremented e very Q 1, and the instruction i s f etched fr om pr ogram memory and latched i nto instruction r egister in Q 4. It i s dec oded and executed during the following Q1 through Q4. The clocks and i nstruction e xecution fl ow i s s hown i n Figure 3-2 and Example 3-1.


3.2 Instruction Flow/Pipelining

An Instruction Cycle consists of four Q cycles (Q1, Q2, Q3 and Q 4). The instruction fetch and e xecute ar e pipelined s uch that fetch takes one instruction cycle while de code and e xecute takes a nother instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two c ycles ar er equired to c omplete the instruction (Example 3-1).


A fetch c ycle begins with the program c ounter (PC) incrementing in Q1.

In the e xecution c ycle, the f etched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memor y is r ead during Q2 (operand read) and wr itten dur ing Q 4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



4.0 MEMORY ORGANIZATION


PIC12C5XX memory is organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one STA-TUS register bit. For the PIC 12C509, PIC12 C509A, PICCR509A and PIC12 CE519 with a data memory register file of mor e tha n 32 r egisters, a ba nking scheme is us ed. Da ta memory bank s are ac cessed using the File Select Register (FSR).

4.1 Program Memory Organization

The PIC12 C5XX de vices ha ve a 12- bit Pr ogram Counter (PC) capable of addr essing a 2K x 12 program memory space.

Only the first 512 x 12 (0000h-01FFh) f or the PIC12C508. PIC12C508A and PIC12CE518 and 1K x 12 (0000h-03FFh) for the PIC12C 509, PIC12 C509A. PIC12CR509A, and PIC12C E519 ar e ph ysically implemented. R efer to Figure 4-1. Ac cessing a location above these boundaries will cause a wraparound within the first 512 x 12 space (PIC12C508, PIC12C508A and PIC12C E518) or 1K x 12 s pace (PIC12C509, PIC 12C509A, PIC1 2CR509A and PIC12CE519). The effective reset vector is at 000h, (see F igure 4-1). L ocation 01 FFh (PIC12C508, PIC12C508A and PIC12CE518) or I ocation 03F Fh (PIC12C509, PIC 12C509A, PIC1 2CR509A and PIC12CE519) contains the internal clock os cillator calibration v alue. This v alue s hould n ever be overwritten.

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK



4.2 Data Memory Organization

Data mem ory is c omposed of r egisters, or b ytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional gr oups: s pecial function registers and general purpose registers.

The s pecial func tion r egisters include the T MR0 register, the Pr ogram Cou nter (PC), the Status Register, the I/O registers (ports), and the File Select Register (FSR). In a ddition, special purpose registers are us ed to c ontrol the I/O po rt c onfiguration and prescaler options.

The general purpose registers are used for data and control information under command of the instructions.


For the PIC12C 508, PIC 12C508A and PIC12 CE518, the r egister f ile is c omposed of 7 s pecial function registers and 25 general purpose registers (Figure 4-2).

For the PIC 12C509, PIC 12C509A, PIC12CR509A, and PIC12 CE519 the r egister fi le is c omposed of 7 special function r egisters, 25 gene ral purpose registers, and 16 gen eral pur pose r egisters that ma y be addressed using a banking scheme (Figure 4-3).

4.2.1 GENERAL PURPOSE REGISTER FILE

The gene ral pur pose r egister file is accessed either directly or indirectly through the file select register FSR (Section 4.8).

FIGURE 4-2: PIC12C508, PIC12C508A AND PIC12CE518 REGISTER FILE MAP



FSR<6:5>		00	01
File Addres	s		1
00	h	INDF ⁽¹⁾	20h
• 01	h	TMR0	_
02	h	PCL	_
03	h	STATUS	Addresses map back to
04	h	FSR	addresses
05	h	OSCCAL	in Bank 0.
06	h	GPIO	
07	h	0	
		General Purpose	
		Registers	
0F			2Fh
	10h		30h
		General	General
		Purpose	Purpose
		Registers	Registers
	1Fh		3Fh
		Bank 0	Bank 1
Note	1: No	t a physical regis	ster. See Section 4.8

FIGURE 4-3: PIC12C509, PIC12C509A, PIC12CR509A AND PIC12CE519 REGISTER FILE MAP

4.2.2 SPECIAL FUNCTION REGISTERS

The Special F unction Registers (SFRs) are registers used by the CPU and per ipheral functions to c ontrol the operation of the device (Table 4-1).

The special registers can be classified into two sets. The s pecial f unction r egisters as sociated with the "core" functions a re described in this s ection. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER (SFR) SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets ⁽²⁾
N/A	TRIS	—	—							11 1111	11 1111
N/A	OPTION	Contains co prescaler, v			1111 1111	1111 1111					
00h	INDF	Uses conte	ents of FSF	R to addres	ss data me	mory (not a	physical reg	gister)		xxxx xxxx	uuuu uuuu
01h	TMR0	8-bit real-ti	me clock/c	ounter						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Low order	8 bits of P	0						1111 1111	1111 1111
03h	STATUS	GPWUF	—	PA0	TO	PD	Z	DC	С	0001 1xxx	q00q quuu (3)
04h	FSR (PIC12C508/ PIC12C508A/ PIC12C518)	Indirect dat	a memory	111x xxxx	111u uuuu						
04h	FSR (PIC12C509/ PIC12C509A/ PIC12CR509A/ PIC12CE519)	Indirect dat	a memory	address p	110x xxxx	11uu uuuu					
05h	OSCCAL (PIC12C508/ PIC12C509)	CAL3	CAL2	CAL1	CAL0	_	_	_	_	0111	uuuu
05h	OSCCAL (PIC12C508A/ PIC12C509A/ PIC12CE518/ PIC12CE519/ PIC12CR509A)	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	_	_	1000 00	uuuu uu
06h	GPIO (PIC12C508/ PIC12C509/ PIC12C508A/ PIC12C509A/ PIC12CC509A)	_	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
06h	GPIO (PIC12CE518/ PIC12CE519)	SCL	SDA	GP5	GP4	GP3	GP2	GP1	GP0	llxx xxxx	11uu uuuu

Legend: Shaded boxes = unimplemented or unused, - = unimplemented, read as '0' (if applicable)

x = unknown, u = unchanged, q = see the tables in Section 8.7 for possible values.

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.6 for an explanation of how to access these bits.

2: Other (non power-up) resets include external reset through MCLR, watchdog timer and wake-up on pin change reset.

3: If reset was due to wake-up on pin change then bit 7 = 1. All other resets will cause bit 7 = 0.

4.3 STATUS Register

This register contains the arithmetic status of the ALU, the R ESET status , and the pa ge pr eselect b it for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared ac cording to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF i nstructions be us ed to al ter th e ST ATUS register because these instructions do not affect the Z, DC or C bits from the ST ATUS r egister. F or other instructions, wh ich do aff ect ST ATUS bits, s ee Instruction Set Summary.

FIGURE 4-4: STATUS REGISTER (ADDRESS:03h)

<u>R/W-0</u> GPWUF	R/W-0	R/W-0 PA0	<u>R-1</u> TO	R-1 PD	R/W-x Z	R/W-x DC	R/W-x C	R = Readable bit
it7	6	5	4	3	2	1	bit0	W = Writable bit
oit 7:	GPWUF : G 1 = Reset c 0 = After po	due to wake	-up from S	LEEP on pi	n change			- n = Value at POR reset
t 6:	Unimplem	ented						
	0 = Page 0 Each page Using the F	(200h - 3F (000h - 1F is 512 byte A0 bit as a	Fh) - PIC12 Fh) - PIC12 s. general pu	2C509, PIC 2C5XX irpose read		evices whic	h do not use	2CE519 e it for program ith future products.
oit 4:	$\overline{\mathbf{TO}}$: Time-o 1 = After po 0 = A WDT	ower-up, CL		uction, or S	LEEP instruc	tion		
	PD : Power- 1 = After po 0 = By exect	ower-up or l			tion			
	Z : Zero bit 1 = The res 0 = The res			0 1	tion is zero tion is not ze	ro		
	ADDWF 1 = A carry 0 = A carry SUBWF 1 = A borro	from the 41 from the 41 w from the 41	th low orde th low orde 4th low ord	r bit of the r r bit of the r ler bit of the	BWF instructi esult occurre esult did not e result did not e result occur	ed occur ot occur		
	ADDWF 1 = A carry			SUBWF 1 = A bor	RF, RLF instr row did not c row occurred	occur	RRF or R Load bit w	LF ith LSB or MSB, respectively

4.4 OPTION Register

The O PTION r egister i s a 8- bit wi de, wr ite-only register which c ontains v arious c ontrol bit ts to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W r egister will be transferred to the O PTION register. A RESET sets the OPTION<7:0> bits.

FIGURE 4-5: OPTION REGISTER

Note: If T RIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin; i.e., note that TRIS overrides OPTION control of GPPU and GPWU.

Note: If the TOCS bit is set to '1', GP2 is forced to be an input even if TRIS GP2 = '0'.

W-1	W-1	W-1	W-1	W-1	W-1	W-1	W-1				
GPWU	GPPU	TOCS	T0SE	PSA	PS2	PS1	PS0	W = Writable bit			
bit7	6	5	4	3	2	1	bit0	U = Unimplemented bit - n = Value at POR reset Reference Table 4-1 for other resets.			
bit 7:	GPWU: Ena 1 = Disable 0 = Enablec	d	o on pin cl	hange (GP	0, GP1, GP3)					
bit 6:	GPPU : Ena 1 = Disable 0 = Enablec		ll-ups (GF	90, GP1, GP	> 3)						
bit 5:	T0CS : Timer0 clock source select bit 1 = Transition on T0CKI pin 0 = Transition on internal instruction cycle clock, Fosc/4										
bit 4:	1 = Increme	r0 source ec int on high to int on low to	o low trans	sition on the							
bit 3:	1 = Prescale	aler assignm er assigned t er assigned t	to the WD								
bit 2-0:	PS2:PS0: P	rescaler rate	e select bi	its							
	Bit Value	Timer0 Ra	ate WDT	Rate							
	000 001 010 011 100 101 110 111	1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256	1: 1:	2 4							

4.5 <u>OSCCAL Register</u>

The Oscillator Calibration (OSCCAL) register is used to calibrate the internal 4 MHz oscillator. It contains four to six bits f or c alibration. Increasing the cal value increases the fr equency. See Sec tion 7.2.5 f or more information on the internal oscillator.

FIGURE 4-6: OSCCAL REGISTER (ADDRESS 05h) FOR PIC12C508 AND PIC12C509




FIGURE 4-7: OSCCAL REGISTER (ADDRESS 05h) FOR PIC12C508A/C509A/CR509A/12CE518/ 12CE519

R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	
CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—	_	R = Readable bit
bit7						•	bit0	 W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset
bit 7-2: 0	CAL<5:0>	: Calibrat	ion					
bit 1-0: l	Unimplen	nented: R	lead as '0'					

4.6 Program Counter

As a program instruction is executed, the Pr ogram Counter (PC) will contain the addr ess of the ne xt program instruction to be e xecuted. The PC value is increased by one every instruction cycle, un less an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0>. Bi t 5 of the STATUS r egister provides page information to bit 9 of the PC (Figure 4-8).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC ag ain are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-8).

Instructions where the PC L is the destination, or Modify PCL instructions, include <code>MOVWF PC</code>, <code>ADDWF PC</code>, and <code>BSF PC</code>, <code>5</code>.





FIGURE 4-8: LOADING OF PC BRANCH INSTRUCTIONS -PIC12C5XX



4.6.1 EFFECTS OF RESET

The Pr ogram Counter is set upon a RESET, which means that the PC addresses the last location in the last page i.e., the oscillator calibration instruction. After executing MOVLW XX, the PC will roll over to location 00h, and begin executing user code.

The STATUS register page pr eselect bits are cleared upon a RESET , which means that page 0 is pr eselected.

Therefore, upo n a R ESET, a G OTO in struction will automatically c ause the pr ogram to j ump to page 0 until the value of the page bits is altered.

4.7 Stack

PIC12C5XX de vices ha ve a 12- bit wi de L. I.F.O. hardware push/pop stack.

A CALL instruction will *push* the current value of stack 1 into s tack 2 and the n pus h the c urrent pr ogram counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will *pop* the contents of stack level 1 into the program counter and then copy stack level 2 contents into I evel 1. If mor e than two s equential RETLW's are executed, the stack will be filed with the address pr eviously s tored in I evel 2. Note that the W register will be loaded with the literal value specified in the instruction. T his is particularly us eful f or the implementation of da ta I ook-up ta bles wi thin the program memory.

Upon an y r eset, the c ontents of the s tack r emain unchanged, however the program c ounter (PCL) will also be reset to 0.

Note 1: There are no ST ATUS bits to indicate stack overflows or stack underflow conditions.

Note 2: There ar e no i nstructions mnem onics called PUSH or POP. These are a ctions that occur from the execution of the CALL and RETLW instructions.

4.8 Indirect Data Addressing; INDF and FSR Registers

The INDF register is not a physical register. Addressing I NDF ac tually a ddresses the r egister whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 4-1: INDIRECT ADDRESSING

- Register file 07 contains the value 10h
- Register file 08 contains the value 0Ah
- · Load the value 07 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 08)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A s imple pr ogram to c lear RAM I ocations 10h- 1Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

NEXT	movlw movwf clrf incf btfsc	0x10 FSR INDF FSR,F FSR,4	<pre>;initialize pointer ; to RAM ;clear INDF register ;inc pointer ;all done?</pre>
	goto	NEXT	;NO, clear next
CONTINUE			
	:		;YES, continue

The F SR is a 5- bit wi de register. It is used i n conjunction with the INDF register to indirectly address the data memory area.


The FSR<4:0> bits are used to s elect data memory addresses 00h to 1Fh.

PIC12C508/PIC12C508A/PIC12CE518: Do es not use banking. FSR<7:5> are unimplemented and read as '1's.

PIC12C509/PIC12C509A/PIC12CR509A/

PIC12CE519: Uses FSR<5>. Selects between bank 0 and bank 1. FSR<7:6> is unimplemented, read as '1'.

FIGURE 4-9: DIRECT/INDIRECT ADDRESSING



5.0 I/O PORT

As with any other r egister, the I/O r egister c an be written and read under program control. However, read instructions (e.g., MOVF GPIO, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) s ince the I/O c ontrol r egisters ar e al I set. See Section 7.0 for SCL and SD A description for PIC12CE5XX.

5.1 <u>GPIO</u>

GPIO is an 8-bit I/O register. Only the low order 6 bits are used (GP5:GP0). Bits 7 and 6 are unimplemented and read as '0's. Please note that GP3 is an input only pin. The configuration w ord c an set several I/O 's to alternate functions. When acting as alternate functions the pins will read as '0' during p ort read. Pins GP0, GP1, and G P3 can be configured with weak pull-ups and al so w ith wake-up on change. The wak e-up on change and weak pull l-up functions ar e not p in selectable. If pin 4 is configured as MCLR, weak pullup is always on and wake-up on change for this pin is not enabled.

5.2 TRIS Register

The o utput d river control r egister is I oaded with the contents of the W r egister by executing the TRIS f instruction. A '1' fr om a T RIS register bit puts the corresponding ou tput driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pi ns, enab ling the output b uffer. T he exceptions are GP3 which is input only and GP2 which may be controlled by the option register, see Figure 4-5.

Note:	A read of the ports reads the pins, not the output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a
	read of the port will indicate that the pin is
	low.

The TRIS registers are "write-only" and are set (output drivers disabled) upon RESET.

5.3 I/O Interfacing

The equivalent circuit for an I/ O port pin is shown in Figure 5-1. All port pins, except G P3 which is input only, may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF G PIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except G P3) can be programmed individually as input or output.




FIGURE 5-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	TRIS	_	-							11 1111	11 1111
N/A	OPTION	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
03H	STATUS	GPWUF	-	PAO	TO	PD	Z	DC	С	0001 1xxx	q00q quuu(1)
06h	GPIO (PIC12C508/ PIC12C509/ PIC12C508A/ PIC12C509A/ PIC12C509A/ PIC12CR509A)	Ι	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
06h	GPIO (PIC12CE518/ PIC12CE519)	SCL	SDA	GP5	GP4	GP3	GP2	GP1	GP0	11xx xxxx	11uu uuuu

Legend: Shaded cells not used by Port Registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, g = see tables in Section 8.7 for possible values.

Note 1: If reset was due to wake-up on change, then bit 7 = 1. All other resets will cause bit 7 = 0.

5.4 I/O Programming Considerations

5.4.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of G PIO will cause all eight bits of GPIO to be read into the CPU, bit5 to be set and the GPIO value to be written to the output latches If anoth er bit of G PIO is used as a bi directional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data l atch of this particular pi n. ov erwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., ${\tt BCF}$, ${\tt BS}$ F, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to c hange th e l evel on t his pin ("wired-or", " wiredand"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

; GP ; GP	tial GP IO<5:3> IO<2:0>	Input	s			
;			CDT) latch	CDT) nine
;			GPIC	Jiaten	GPIC	pins
, BC BC		0,5 0,4	;01 ;10		11	
	F GP1 VIW 007		;10	-ppp	11	pppp
TR			;10	-ppp	11	pppp

;Note that the user may have expected the pin ;values to be --00 pppp. The 2nd BCF caused ;GP5 to be latched as the pin value (High).

5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction c ycle, whereas f or reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, c are must be e xercised if a write followed by a read operation is carried out on the same I/O p ort. The sequence of i nstructions should allow the pin v oltage to s tabilize (load depen dent) before the next instruction, which causes that file to be read i nto the CPU, i s e xecuted. O therwise, the previous state of that pin may be r ead into the CPU rather than the new state. When in doubt, it is better to separate thes e i nstructions wi th a NOP or an other instruction not accessing this I/O port.

FIGURE 5-2: SUCCESSIVE I/O OPERATION

PC	PC+1	X PC + 2	V PC + 3	This example shows a write to GPIO followed
MOVWF GPIO	MOVF GPIO,W	NOP	NOP	by a read from GPIO. Data setup time = (0.25 Tcy – TpD)
	1 1	X	1 1	where: TCY = instruction cycle. TPD = propagation delay
	Port pin written here	Port pin sampled here	 	Therefore, at higher clock frequencies, a write followed by a read may be problematic.
	MOVWF GPIO (Write to GPIO)	MOVF GPIO,W (Read GPIO)	NOP	
		MOVWF GPIO MOVF GPIO,W Port pin written here MOVWF GPIO (Write to	MOVWF GPIO MOVF GPIO,W NOP	MOVWF GPIO MOVF GPIO,W NOP NOP Port pin written here MOVWF GPIO MOVF GPIO,W NOP (Write to (Read

PIC12C5XX

NOTES:

6.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer m ode i s s elected b y clearing the T 0CS bit (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two i nstruction cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode i s s elected b y s etting the T 0CS bit (OPTION<5>). In this mode, T imer0 wi II i ncrement either on every rising or falling edge of pin T0CKI. The T0SE bit (OPTION<4>) determines the s ource edge. Clearing the T 0SE bit s elects the r ising edge. Restrictions on the external clock input are discussed in detail in Section 6.1.

The pr escaler may be used by either the Timer0 module or the Watchdog Timer, b ut no t b oth. The prescaler assignment is controlled in software by the control bit P SA (OPTION<3>). C learing the PSA bit t will assign the prescaler to T imer0. The pr escaler is not r eadable o r wr itable. W hen the pr escaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are s electable. Sec tion 6.2 deta ils the operation of the prescaler.

A s ummary of r egisters as sociated with the Timer0 module is found in Table 6-1.




FIGURE 6-1: TIMER0 BLOCK DIAGRAM




FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2




TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
01h	TMR0	Timer0 -	Timer0 - 8-bit real-time clock/counter							xxxx xxxx	uuuu uuuu
N/A	OPTION	GPWU	GPPU	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
N/A	TRIS	—		GP5	GP4	GP3	GP2	GP1	GP0	11 1111	11 1111

Legend: Shaded cells not used by Timer0, - = unimplemented, x = unknown, u = unchanged,

6.1 Using Timer0 with an External Clock

When an e xternal clock i nput is us ed for T imer0, it must meet c ertain requirements. The external clock requirement is due to i nternal phase clock (Tosc) synchronization. Al so, ther e is a de lay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T 0CKI with the i nternal p hase c locks i s accomplished by sampling the prescaler output on the Q2 and Q 4 cycles of th e i nternal ph ase c locks (Figure 6-4). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at l east 2Tosc (and a s mall RC delay of 20 ns). Ref er to the e lectrical s pecification of the desired device.

When a pr escaler is used, the external clock input is divided b y the as ynchronous ripple counter-type prescaler so that the pr escaler output is symmetrical. For the external clock to meet the s ampling requirement, the ripple c ounter must be tak en into account. Therefore, it is necessary for TOCKI to have a period of a t least 4Tosc (and a small RC del ay of 40 ns) di vided b y t he pr escaler value. T he onl y requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Ref er to par ameters 40, 4 1 and 42 i n the electrical specification of the desired device.

6.1.2 TIMER0 INCREMENT DELAY

Since the pr escaler output is s ynchronized with the internal clocks, there is a small delay from the time the external clock e dge oc curs to the time the T imer0 module is actually incremented. Figure 6-4 shows the delay from the e xternal clock edge to the timer incrementing.

6.1.3 OPTION REGISTER EFFECT ON GP2 TRIS

If the option register is set to read TIMER0 from the pin, the port is forced to an input regardless of the TRIS register setting.




FIGURE 6-4: TIMER0 TIMING WITH EXTERNAL CLOCK

6.2 <u>Prescaler</u>

An 8- bit c ounter is a vailable as a pr escaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 8.6). For simplicity, this counter is being r eferred t o as "prescaler" throughout this data a sheet. Note that the pr escaler may be used by either the Timer0 module or the WDT, but not bot h. Thus, a pr escaler as signment for the Timer0 module me ans that there is no prescaler for the WDT, and vice-versa.

The PSA and PS2 :PS0 bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the T imer0 module, all instructions writing to the T MR0 r egister (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When as signed to W DT, a CLRWDT in struction will clear the prescaler along with the WDT. The prescaler is neither r eadable nor wr itable. On a R ESET, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be c hanged " on the fly" du ring program execution). To avoid an unintended device RESET, the following instruction se quence (Example 6-1) m ust b e executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)


1.CLRWDT	;Clear WDT
2.CLRF TMR0	;Clear TMR0 & Prescaler
3.MOVLW '00xx1111'b	;These 3 lines (5, 6, 7)
4. OPTION	; are required only if
	; desired
5.CLRWDT	;PS<2:0> are 000 or 001
6.MOVLW '00xx1xxx'b	;Set Postscaler to
7.OPTION	; desired WDT rate

To change prescaler f rom th e W DT to th e T imer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT i nstruction s hould be e xecuted be fore switching the prescaler.

EXAMPLE 6-2: CHANGING PRESCALER (WDT->TIMER0)

CLRWDT	-	;Clear WDT and
		;prescaler
MOVLW	'xxxx0xxx'	;Select TMR0, new
		prescale value and
		;clock source
OPTION		

FIGURE 6-5: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



7.0 EEPROM PERIPHERAL OPERATION

This sec tion applies to PIC 12CE518 an d PIC12CE519 only.

The PIC12C E518 and PIC12C E519 each have 16 bytes of EEPROM data memory. The EEPROM memory has an endurance of 1,000,000 erase/write cycles and a data retention of greater than 40 y ears. The EEPROM data memory supports a bi-directional 2-wire bus and data transmission protocol. These two-wires are serial data (SDA) and serial clock (SCL), that are mapped to bit6 and bit7, respectively, of the GPIO register (SFR 06h). Unlike the GP0-GP5 that are connected to the I/O pi ns, SD A and SC L are onl y connected to the inter nal EEPROM peripheral. For most applications, all that is required is calls to the following functions:

; Byte_Write: Byte write routine Inputs: EEPROM Address EEADDR : ; EEPROM Data EEDATA Outputs: Return 01 in W if OK, else ; return 00 in W ; ; Read_Current: Read EEPROM at address currently held by EE device. Inputs: NONE ; Outputs: EEPROM Data EEDATA ; Return 01 in W if OK, else ; return 00 in W ; ; Read_Random: Read EEPROM byte at supplied address Inputs: EEPROM Address : FFADDR ; Outputs: EEPROM Data EEDATA Return 01 in W if OK, ; else return 00 in W

The code for these functions is available on our website www.microchip.com. The c ode will be accessed by either including the source code FL51XINC.ASM or by linking FLASH5IX.ASM.

It is very important to check the return codes when using these calls, and retry the operation if unsuccessful. Unsuccessful return codes occur when the EE data memory is busy with the previous write, which can take up to 4 mS.

7.0.1 SERIAL DATA

SDA is a bi-directional pin used to transfer addresses and data into and data out of the device.

For normal data transfer SDA is allowed to change only during SC L I ow. Ch anges du ring SC L hi gh are reserved for indicating the ST ART and ST OP c onditions.

The EEPR OM interface is a 2- wire bus protocol consisting of data (SDA) and a c lock (SCL). Al though these lines are mapped into the GPIO register, they are not ac cessible as external pins; only to the internal EEPROM peripheral. SDA and SCL operation is also slightly di fferent than GPO-GP5 as I isted below. Namely, to avoid code overhead in modifying the TRIS register, b oth SDA and SCL are al ways outp uts. To read data from the EEPR OM peripheral requires outputting a '1' on SDA placing it in high-Z state, where only the internal 100K pull-up is active on the SDA line.

SDA:

Built-in 100K (typical) pull-up to VDD Open-drain (pull-down only) Always an output Outputs a '1' on reset


SCL: Full CMOS output Always an output Outputs a '1' on reset

The following example requires:

- · Code Space: 77 words
- RAM Space: 5 bytes (4 are overlayable)
- Stack Levels:1 (The call to the function itself. The functions do not call any lower level functions.)
- Timing:
 - WRITE_BYTE takes 328 cycles
 - READ_CURRENT takes 212 cycles
 - READ_RANDOM takes 416 cycles.
- IO Pins: 0 (No external IO pins are used)

This code must reside in the lower half of a page. The code ac hieves it's s mall size without additional calls through the use of a sequencing table. The table is a list of pr ocedures th at m ust be c alled in order. The table uses an ADDWF PCL,F instruction, effectively a computed go to, to sequence t o the n ext pr ocedure. However the ADDWF PCL,F instruction yields an 8 bit address, f orcing the c ode to r eside in the first 256 addresses of a page.

^{© 1999} Microchip Technology Inc.







Figure 7-2: Block diagram of GPIO7 (SCL line)



7.0.2 SERIAL CLOCK

This SCL input is used to synchronize the data transfer from and to the device.

7.1 BUS CHARACTERISTICS

The following **b us protocol** is to be used with the EEPROM data memory.

• Data transfer may be initiated only when the bus is not busy.

During data transfer, the data I ine must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following b us c onditions have been defined (Figure 7-3).

7.1.1 BUS NOT BUSY (A)

Both data and clock lines remain HIGH.

7.1.2 START DATA TRANSFER (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

7.1.3 STOP DATA TRANSFER (C)

A L OW to H IGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

7.1.4 DATA VALID (D)

The state of the dat a line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the dat a b ytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.


7.1.5 ACKNOWLEDGE


Each receiving device, when addr essed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: Acknowledge bits are not generated if an internal programming cycle is in progress.

The de vice that ac knowledges has to pul I do wn the SDA line during the acknowledge clock pulse in such a way that the SD A line is stable LOW during the HIG H period of the acknowledge related clock pulse. Of course, s etup and ho Id ti mes must to be tak en into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition (Figure 7-4).

FIGURE 7-3: DATA TRANSFER SEQUENCE ON THE SERIAL BUS






7.2 Device Addressing

After generating a START condition, the bus master transmits a control byte consisting of a slave address and a Read/Write bit that indicates what type of operation is to be performed. The slave address consists of a 4-bit device code (1010) followed by three don't care bits.

The last bit of the control byte determines the operation to be performed. When set to a one a read operation is selected, and when set to a z ero a write operation is selected. (Figure 7-5). The bus is monitored for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.

FIGURE 7-5: CONTROL BYTE FORMAT



7.3 WRITE OPERATIONS

7.3.1 BYTE WRITE


Following the start signal from the master, the device code (4 bits), the don't care bits (3 bits), and the R/Wbit (which is a logic low) are placed onto the bus by the master tr ansmitter. T his i ndicates to the addr essed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer. Only the lower four address bits are used by the device, and the upper four bits are don't cares. The address byte is acknowledgeable and the master device will then transmit the data word to be written into the addressed memory location. The memorv acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time will not generate acknowledge signals (Figure 7-7). After a byte write command, the internal address counter will not be i ncremented and will point to the same address location that was just written. If a stop bit is transmitted to the device at any point in the wr ite command s equence bef ore the enti re sequence is complete, then the command will abor t and no data will be written. If more than 8 data bits are transmitted before the stop bit is sent, then the device will clear the previously loaded byte and begin loading the data buffer again. If more than one data by te is transmitted to the device and a stop bit is sent before a full eight data bits have been transmitted, then the write command will ab ort and no data will be written. The EEPROM memory employs a VCC threshold detector circuit which disables the internal erase/write logic if the Vcc is below minimum VDD.

Byte write operations must be preceded and i mmediately followed by a bus not busy bus cycle where both SDA and SCL are held high.

7.4 ACKNOWLEDGE POLLING

Since the de vice will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be us ed to max imize b us throughput). Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a start condition followed by the control byte for a write cycle, then no ACK will be returned. If no ACK is returned, then the start bit and control byte must be re-sent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next read or write command. See F igure 7-6 for flow diagram.

FIGURE 7-6: ACKNOWLEDGE POLLING FLOW






FIGURE 7-7: BYTE WRITE

7.5 READ OPERATIONS

Read operations are initiated in the same way as write operations with the exception that the R/\overline{W} bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

7.5.1 CURRENT ADDRESS READ

It c ontains an addr ess c ounter that maintains the address of the I ast word accessed, i nternally incremented by one. Therefore, if the previous read access was to address n, the next current address read operation would ac cess da ta from addr ess n + 1. Upon receipt of the slave address with the R/W bit set to one, the device issues an ac knowledge and tr ansmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the device discontinues transmission (Figure 7-8).

7.5.2 RANDOM READ

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the device a s part of a w rite op eration. After the word address is sent, the master generates a start condition following the ac knowledge. T his te rminates the wr ite operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the R/W bit s et t o a one. It will the n issue an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the device di scontinues transmission (Figure 7-9). After thi s c ommand, the internal address counter will point to the address location following the one that was just read.

7.5.3 SEQUENTIAL READ

Sequential reads are initiated in the same way as a random read except that after the device transmits the first data b yte, t he mas ter i ssues a n ac knowledge as opposed to a s top condition in a r andom r ead. This directs the de vice to transmit the next sequentially addressed 8-bit word (Figure 7-10).

To pr ovide s equential r eads, it c ontains an internal address pointer which is incremented by one at the completion o f eac h r ead op eration. T his addr ess pointer allows the entire memory contents to be serially read during one operation.




FIGURE 7-9: RANDOM READ





FIGURE 7-10: SEQUENTIAL READ



8.0 SPECIAL FEATURES OF THE CPU

What s ets a m icrocontroller apa rt fr om o ther processors are special circuits to deal with the nee ds of r eal-time appl ications. The PIC 12C5XX f amily of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external c omponents, pr ovide power saving oper ating mo des and off er c ode pr otection. These features are:

- · Oscillator selection
- Reset
 - Power-On Reset (POR)
 - -D evice Reset Timer (DRT)
 - Wake-up from SLEEP on pin change
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- · ID locations
- · In-circuit Serial Programming

The PIC12C5XX has a Watchdog Timer which can be shut off o nly through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using XT or LP selectable oscillator options, there is always an 18 ms (nominal) delay provided by the De vice Reset Timer (DRT), intended to keep the chip in reset until the crystal oscillator is stable. If using INTRC or EXTRC there is an 18 ms delay only on VDD power-up. With thi s ti mer on-chip, most appl ications need no external reset circuitry.

The SLEEP m ode is d esigned to offer a v ery lo w current po wer-down mode. T he us er c an wake-up from SLEEP thr ough a change on input pins or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4 MHz oscillator. The EXTRC oscillator option saves system cost while the LP c rystal opti on s aves po wer. A s et of configuration bits are used to select various options.

8.1 Configuration Bits

The PIC12 C5XX c onfiguration word c onsists of 12 bits. Configuration bits can be programmed to select various de vice c onfigurations. T wo bit is are for the selection of the oscillator type, one bit is the Watchdog Timer enable bit, and one bit is the MCLR enable bit.

FIGURE 8-1: CONFIGURATION WORD FOR PIC12C5XX

_	—	—	—	—	—	—	MCLRE	CP	WDTE	FOSC1	FOSC0	Register:	CONFIG
bit11	10	9	8	7	6	5	4	3	2	1	bit0	Address ⁽¹⁾ :	FFFh
bit 11-5:	Unim	Unimplemented											
bit 4:	$1 = \overline{M}$	CLR pin	R enable enabled to VDD,		у)								
bit 3:	1 = Co	CP: Code protection bit. 1 = Code protection off 0 = Code protection on											
bit 2:	1 = W	WDTE: Watchdog timer enable bit 1 = WDT enabled 0 = WDT disabled											
bit 1-0:	FOSC1:FOSC0: Oscillator selection bits 11 = EXTRC - external RC oscillator 10 = INTRC - internal RC oscillator 01 = XT oscillator 00 = LP oscillator												
Note 1:				•	•		ations to de dressable d				he		

8.2 Oscillator Configurations

8.2.1 OSCILLATOR TYPES

The PIC1 2C5XX c an be oper rated in four different oscillator mode s. The us er c an program two configuration bits (FOSC1:FOSC0) to s elect one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- INTRC: Internal 4 MHz Oscillator
- EXTRC: External Resistor/Capacitor

8.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LP modes, a crystal or ceramic resonator is connected to the G P5/OSC1/CLKIN and G P4/OSC2 pinst o es tablish oscillation (Figure 8-2). The PIC12C5XX os cillator design r equires the us e of a parallel cut crystal. Use of a series cut crystal may give a fr equency out of the crystal manufacturers specifications. When in XT or LP modes, the de vice can ha ve an e xternal c lock source dr ive the GP5/ OSC1/CLKIN pin (Figure 8-3).

FIGURE 8-2: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT OR LP OSC CONFIGURATION)




FIGURE 8-3: EXTERNAL CLOCK INPUT OPERATION (XT OR LP OSC CONFIGURATION)




TABLE 8-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC12C5XX

Osc	Resonator	Cap. Range	Cap. Range	
Type	Freq	C1	C2	
XT	4.0 MHz	30 pF	30 pF	

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 8-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR -PIC12C5XX

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2
LP	32 kHz ⁽¹⁾	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

These values are for design guidance only. Rs may be required to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a p repackaged oscillator or a s imple os cillator circuit w ith T TL g ates can b e u sed a s an external crystal oscillator c ircuit. Pr epackaged oscillators provide a wide operating range and better stability. A well-designed c rystal oscillator will pr ovide good performance with TTL ga tes. T wo ty pes of c rystal oscillator c ircuits c an be used: one with par allel resonance, or one with series resonance.

Figure 8-4 s hows i mplementation of a par allel resonant os cillator c ircuit. The c ircuit is designed to use th e fundam ental fr equency of the c rystal. The 74AS04 inverter performs the 180-degree phase shift that a par allel os cillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 i n the l inear region. This c ircuit could be us ed f or e xternal os cillator designs.

FIGURE 8-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 8-5 shows a series resonant os cillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase e shift in a series resonant os cillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 8-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



8.2.4 EXTERNAL RC OSCILLATOR

For ti ming i nsensitive appl ications, the RC de vice option offers additional cost savings. The RC oscillator frequency is a function of the s upply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from un it to unit due to no rmal process par ameter v ariation. F urthermore, the difference in lead frame capacitance between package types will al so aff ect the os cillation fr equency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.


Figure 8-6 s hows how the R/C c ombination is connected to the PIC12C5XX. For Rext values below 2.2 kΩ, the oscillator operation may become unstable, or s top c ompletely. F or v ery hi gh Re xt v alues (e.g., 1 MΩ) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 kΩ and 100 kΩ.

Although the os cillator will oper ate with no e xternal capacitor (Cext = 0 p F), we recommend using values above 20 pF for noise and stability reasons. With no or small e xternal capacitance, the os cillation fr equency can vary dr amatically due to c hanges i n e xternal capacitances, s uch as PCB tr ace capacitance or package lead frame capacitance.

The EI ectrical Spe cifications s ections s how RC frequency variation from part to part due to no rmal process variation. The variation is larger for larger R (since I eakage c urrent v ariation will aff ect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, s ee th e EI ectrical Spec ifications sections f or variation of os cillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

FIGURE 8-6: EXTERNAL RC OSCILLATOR MODE



8.2.5 INTERNAL 4 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and 25°C, see "Electrical Specifications" section for information on variation over voltage and temperature.

In addition, a calibration instruction is programmed into the top of memory which contains the calibration value for the internal RC oscillator. This location is never code protected regardless of the code protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the reset vector. This will load the W register with the calibration value upon reset and the PC will then roll over to the users program at address 0x000. The user then has the option of w riting the v alue to the O SCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note: Please note that er asing the device will also er ase the pre-programmed i nternal calibration value for the i nternal oscillator. The calibration value must be read prior to erasing the p art. s o i t c an be r eprogrammed correctly later.

For the PIC12 C508A, PIC12 C509A, PIC12CE518, PIC12CE519, and PIC1 2CR509A, bits <7:2 >, CAL5-CAL0 are used for calibration. Adjusting CAL5-0 from 000000 to 111111 yields a higher clock speed. Note that bits 1 and 0 of OSCCAL are unimplemented and should be wr itten as 0 wh en modi fying OSCCAL for compatibility with future devices.

For the PIC12C508 and PIC12C509, the upper 4 bits of the register are used. Writing a larger value in this location yields a higher clock speed.

8.3 <u>RESET</u>

The de vice di fferentiates be tween v arious k inds of reset:

- a) Power on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT time-out reset during normal operation
- e) WDT time-out reset during SLEEP
- f) Wake-up from SLEEP on pin change

Some registers are not reset in any way; they are unknown on POR and unchanged in any other reset. Most other registers are reset to "reset state" on poweron re set (P OR), \overline{MCLR} , W DT or w ake-up on pi n change reset during nor mal operation. They are not affected by a WDT reset during SLEEP or \overline{MCLR} reset during SLEEP, s ince thes e resets ar e viewed as resumption of normal operation. The exceptions to this are \overline{TO} , \overline{PD} , and GPWUF bits. They are set or cleared differently in different reset situations. These bits are used in software to determine the nature of reset. See Table 8-3 for a full I d escription of r set states of all registers.

TABLE 8-3: RESET CONDITIONS FOR REGISTERS

Register	Register Address		MCLR Reset WDT time-out Wake-up on Pin Change
W (PIC12C508/509)	_	qqqq xxxx (1)	qqqq uuuu (1)
W (PIC12C508A/509A/ PIC12CE518/519/ PIC12CE509A)	_	qqqq qqxx (1)	qqqq qquu (1)
INDF	00h	xxxx xxxx	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu
PC	02h	1111 1111	1111 1111
STATUS	03h	0001 1xxx	q00q quuu (2,3)
FSR (PIC12C508/ PIC12C508A/ PIC12CE518)	04h	111x xxxx	111u uuuu
FSR (PIC12C509/ PIC12C509A/ PIC12CE519/ PIC12CR509A)	04h	110x xxxx	11uu uuuu
OSCCAL (PIC12C508/509)	05h	0111	uuuu
OSCCAL (PIC12C508A/509A/ PIC12CE518/512/ PIC12CR509A)	05h	1000 00	uuuu uu
GPIO (PIC12C508/PIC12C509/ PIC12C508A/ PIC12C509A/ PIC12CR509A)	06h	xx xxxx	uu uuuu
GPIO (PIC12CE518/	06h		
PIC12CE519)		11xx xxxx	11uu uuuu
OPTION	—	1111 1111	1111 1111
TRIS	—	11 1111	11 1111

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Note 1: Bits <7:2> of W register contain oscillator calibration values due to MOVLW XX instruction at top of memory.

Note 2: See Table 8-7 for reset value for specific conditions

Note 3: If reset was due to wake-up on pin change, then bit 7 = 1. All other resets will cause bit 7 = 0.

TABLE 8-4: RESET CONDITION FOR SPECIAL REGISTERS


	STATUS Addr: 03h	PCL Addr: 02h
Power on reset	0001 1xxx	1111 1111
MCLR reset during normal operation	000u uuuu	1111 1111
MCLR reset during SLEEP	0001 0uuu	1111 1111
WDT reset during SLEEP	0000 Ouuu	1111 1111
WDT reset normal operation	0000 uuuu	1111 1111
Wake-up from SLEEP on pin change	1001 Ouuu	1111 1111

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

8.3.1 MCLR ENABLE

This configuration bit when unprogrammed (left in the '1' state) enables the external MCLR function. When programmed, the MCLR function is tied to the internal VDD, and the pi n is assigned to be a GPIO. See Figure 8-7. When pin GP3/MCLR/VPP is configured as MCLR, the internal pull-up is always on.

FIGURE 8-7: MCLR SELECT



8.4 Power-On Reset (POR)

The PIC 12C5XX f amily incorporates on- chip P ower-On Res et (POR) c ircuitry which provides an internal chip reset for most power-up situations.

The on-chip POR circuit holds the c hip in reset until VDD has reached a high enough level for proper operation. To take advantage of the internal POR, program the GP3/MCLR/VPP pin as MCLR and tie through a resistor to VDD or program the pin as GP3. An internal weak pull-up resistor is implemented using a transistor. Refer to Table 11-1 for the pull-up resistor ranges. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is s pecified. See EI ectrical Spec ifications for details.

When the device s tarts nor mal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) m ust be met to ens ure operation. If these conditions are not met, the de vice must be held in reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 8-8.

The Power-On Reset circuit and the Device Reset Timer (Section 8.5) circuit ar e c losely related. On power-up, the reset latch is set and the DRT is reset. The DRT timer begins counting once it detects $\overline{\text{MCLR}}$ to be high. After the time-out period, which is typically 18 ms, it will reset the reset latch and thus end the onchip reset signal.

A power-up example where $\overline{\text{MCLR}}$ is held I ow is shown in F igure 8-9. V DD is al lowed to r ise and stabilize before bringing $\overline{\text{MCLR}}$ high. The chip will actually c ome out of r eset T DRT ms ec after $\overline{\text{MCLR}}$ goes high.

In Figure 8-10, the on-chip Power-On Reset feature is being used (MCLR and V DD are tied together or the pin is programmed to be GP3.). The V DD is stable before the start-up timer times out and there is no problem in getting a proper reset. However, Figure 8-11 de picts a problem situation where V DD rises too slowly. The time between when the DR T senses that MCLR is high and when MCLR (and V DD) a ctually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) v alue and the c hip is, therefore, not guaranteed to function correctly. For such situations, we recommend that e xternal RC c incuits be used to achieve longer POR delay times (Figure 8-10).

Note:	When the device starts normal operation
	(exits the reset condition), device operating
	parameters (voltage, frequency, tempera-
	ture, etc.) must be meet to ensure opera-
	tion. If these conditions are not met, the
	device must be held in reset until the oper-
	ating conditions are met.

For additional information refer to Application No tes "Power-Up Con siderations" - AN522 and "Power-up Trouble Shooting" - AN607.

FIGURE 8-8: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT





FIGURE 8-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)









FIGURE 8-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



8.5 Device Reset Timer (DRT)

In the PIC12C5XX, DRT runs from RESET and varies based on oscillator selection (see Table 8-5.)

The D RT operates on an internal R C os cillator. The processor is k ept in RESET as long as the D RT is active. The D RT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits bas ed on crystals or c eramic resonators r equire a c ertain ti me after po wer-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after MCLR has reached a logic high (VIHMCLR) level. Thus, programming GP3/MCLR/VPP as MCLR and us ing an e xternal R C network connected to the MCLR input is not required in most cases, allowing for savings i n c ost-sensitive and/ors pace r estricted applications, as well as allowing the use of the GP3/MCLR/VPP pin as a general purpose input.

The Device Reset time delay will vary from chip to chip due to VDD, temperature, and process variation. See AC parameters for details.

The DR T will also be triggered upon a Watchdog Timer ti me-out. This is particularly important for applications using the W DT to wak efrom SLEEP mode automatically.

8.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator w hich does n ot r equire any e xternal components. This RC os cillator is separate from the external RC os cillator of the GP5/OSC1/CLKIN pi n and the internal 4 MHz oscillator. That means that the WDT will run even if the main processor clock h as been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT reset or wake-up reset generates a device RESET.

The \overline{TO} bit (STATUS<4>) will be cleared u pon a Watchdog Timer reset.

The W DT c an be per manently di sabled b y programming t he c onfiguration bit W DTE as a '0' (Section 8.1). Refer to the PIC12C 5XX Programming Specifications to det ermine ho w to access the configuration word.

TABLE 8-5: DRT (DEVICE RESET TIMER PERIOD)

Oscillator Configuration	POR Reset	Subsequent Resets		
IntRC & ExtRC	18 ms (typical)	300 µs (typical)		
XT & LP	18 ms (typical)	18 ms (typical)		

8.6.1 WDT PERIOD

The W DT has a nominal time-out period of 18 m s, (with no pr escaler). If a 1 onger time-out period is desired, a prescaler with a division ratio of up to 1:128 can be as signed to the WDT (under software control) by writing to the O PTION register. Thus, a time-out period of a nominal 2.3 seconds c an b e r ealized. These periods vary with temperature, VDD and part-topart process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Ma x., max. W DT pr escaler), i t ma y ta ke s everal seconds before a WDT time-out occurs.

8.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT i nstruction c lears the W DT and the postscaler, if as signed to the WDT, and pr events it from timing out and generating a device RESET.

The SLEEP i nstruction resets the W DT and the postscaler, if as signed to the W DT. T his gives the maximum SLEEP time before a WDT wake-up reset.




FIGURE 8-12: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 8-6: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on All Other Resets
N/A	OPTION	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: Shaded boxes = Not used by Watchdog Timer, - = unimplemented, read as '0', u = unchanged

8.7 <u>Time-Out Sequence, Power Down,</u> and Wake-up from SLEEP Status Bits (TO/PD/GPWUF)

The $\overline{\text{TO}}$, $\overline{\text{PD}}$, and GPWUF bits in the STATUS register can be tested to determine if a RESET condition h as been caused by a power-up condition, a $\overline{\text{MCLR}}$ or Watchdog Timer (WDT) reset.

TABLE 8-7:	TO/PD/GPWUF STATUS
	AFTER RESET

GPWUF	то	PD	RESET caused by
0	0	0	WDT wake-up from SLEEP
0	0	u	WDT time-out (not from SLEEP)
0	1	0	MCLR wake-up from SLEEP
0	1	1	Power-up
0	u	u	MCLR not during SLEEP
1	1	0	Wake-up from SLEEP on pin change

Legend: u = unchanged

Note 1: The TO, PD, and GPWUF bits maintain their status (u) until a reset occurs. A lowpulse on the MCLR input does not change the TO, PD, and GPWUF status bits.

8.8 Reset on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To r eset PIC1 2C5XX devices w hen a br own-out occurs, external brown-out protection circuits may be built, as s hown i n Figure 8-13, Figure 8-14 and Figure 8-15

FIGURE 8-13: BROWN-OUT PROTECTION CIRCUIT 1





FIGURE 8-14: BROWN-OUT PROTECTION CIRCUIT 2




This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

*Refer to F igure 8-7 and Table 11-1 for internal weak pull-up on MCLR.

FIGURE 8-15: BROWN-OUT PROTECTION CIRCUIT 3



This br own-out pr otection c ircuit emp loys Microchip Technology's MC P809 microcontroller supervisor. The MCP8XX and MCP1XX family of supervisors provide push-pull and open collector outputs with both high and Iow active reset pins. There ar e 7 di fferent tr ip poi nt s elections to accomodate 5V and 3V systems.

8.9 Power-Down Mode (SLEEP)

A device may be po wered down (SLEEP) and later powered up (Wake-up from SLEEP).

8.9.1 SLEEP

The P ower-Down mode is en tered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{TO} bit (STATUS<4>) is set, the \overline{PD} bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP i nstruction w as e xecuted (driving high, driving low, or hi-impedance).

It should be noted that a RESET generated by a WDT time-out does not drive the $\overline{\text{MCLR}}$ pin low.

For lowest current consumption while powered down, the TOCKI input should be at VDD or VSs and the GP3/ MCLR/VPP pin must be at a logic high level (VIHMC) if MCLR is enabled.

8.9.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. An external reset input on G P3/MCLR/VPP pin, when configured as MCLR.
- 2. A Watchdog Timer time-out reset (if WDT was enabled).
- A c hange on input pin GP0, G P1, or G P3/ MCLR/VPP when w ake-up on change is enabled.

These events cause a device reset. The \overline{TO} , \overline{PD} , and GPWUF bits can be us ed to de termine the c ause of device reset. The \overline{TO} bit is cleared if a WDT time-out occurred (and caused wake-up). The \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked. The GPWUF bit indicates a change in state while in SLEEP at pins GP0, GP1, or GP3 (since the last time there was a file or bit operation on GP port).

Caution: Right before entering SLEEP, read the input pins. When in SLEEP, wak e up occurs when the values at the pins change from the s tate the y were i n at the last reading. If a wake-up on c hange oc curs and the p ins ar e not read before reentering SLEEP, a wake u p will occur immediately even if no pins change while in SLEEP mode.

The W DT is c leared when the d evice wak es from sleep, regardless of the wake-up source.

8.10 Program Verification/Code Protection

If the code protection bit has not been programmed, the o n-chip p rogram m emory can be r ead out for verification purposes.

The first 64 locations can be read by the PIC 12C5XX regardless of the code protection bit setting.

The last memory location cannot be read if code protection is enabled on the PIC12C508/509.

The last memory location can be read regardless of the code protection bit setting on the PIC12C508A/509A/CR509A/CE518/CE519.

8.11 ID Locations

Four memory locations are designated as ID locations where the user can store c hecksum or ot her codeidentification numbe rs. T hese locations are not accessible during nor mal execution but are readable and writable during program/verify.

Use only t he l ower 4 bits of the ID locations and always program the upper 8 bits as '0's.

8.12 In-Circuit Serial Programming


The PIC12C 5XX mi crocontrollers with E PROM pr ogram memory can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boar ds with unp rogrammed devices, and then pr ogram the microcontroller j ust before shipping the product. This also allows the most recent fi rmware or a c ustom firmware to be pr ogrammed.

The de vice is placed into a program/verify mode by holding the GP1 and GP0 pins I ow while raising the MCLR (V PP) pin from V IL to V IHH (see programming specification). GP1 becomes the programming clock and GP0 becomes the programming data. Both GP1 and GP0 are Schmitt Trigger inputs in this mode.

After reset, a 6- bit command is then supplied to the device. Depending on the command, 14- bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC12C5XX Programming Specifications.

A typical in-circuit serial programming connection is shown in Figure 8-16.

FIGURE 8-16: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



INSTRUCTION SET SUMMARY 90

Each PIC12C5XX instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which fur ther specify the operation of the i nstruction. T he PIC 12C5XX instruction s et s ummary i n T able 9-2 g roups the instructions into byte-oriented, bit-oriented, and literal and control oper ations. Table 9-1 s hows the opcode field descriptions.

For byte-oriented i nstructions, 'f' r epresents a fi le register des ignator and ' d' r epresents a d estination designator. The fille r egister designator is us ed to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the r esult of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For bit-oriented instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For literal and control operations. 'k' represents an 8 or 9-bit constant or literal value.

OPCODE FIELD TABLE 9-1: DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
< >	Register bit field
E	In the set of
italics	User defined term (font is courier)

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycl e consists of f our o scillator p eriods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 us. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 µs.

Figure 9-1 s hows the thr ee general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 9-1: **GENERAL FORMAT FOR** INSTRUCTIONS

Byte-oriented file regis	ster op	perat	tions					
11 6	5	4		0				
OPCODE	d		f (FILE #)					
d = 0 for destination W d = 1 for destination f f = 5-bit file register address								
Bit-oriented file registe	er ope	ratio	ns					
11 8	7	5	4	0				
OPCODE	b (Bl	T #)	f (FILE #)					
b = 3-bit bit addre f = 5-bit file regis		dres	s					
Literal and control op	eratio	ns (e	except GOTO)					
11	8	7		0				
OPCODE	OPCODE k (literal)							
k = 8-bit immediate value								
Literal and control operations - GOTO instruction								

11	98	0
OPCODE	k	(literal)
k = 9-bit imme	diate value	

TABLE 9-2:	INSTRUCTION SET SUMMARY
------------	-------------------------

Mnemonic,				12-	Bit Opc	ode	Status	
Operan		Description	Cycles	MSb		LSb	Affected	Notes
ADDWF	f,d	Add W and f	1	0001	11df	ffff	C,DC,Z	1,2,4
ANDWF	f,d	AND W with f		0001	01df	ffff	Z	2,4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	-	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2,4
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0010	11df	ffff	None	2,4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2,4
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0011	11df	ffff	None	2,4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2,4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2,4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1,4
NOP	-	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2,4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1,2,4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2,4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2,4
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS						
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2,4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2,4
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	0111	bbbf	ffff	None	
LITERAL A	ND CO	NTROL OPERATIONS						
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	k	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	-	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP	_	Go into standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. (Section 4.6)

2: When an I/O register is modified as a function of itself (e.g. MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 6 causes the contents of the W register to be written to the tristate latches of GPIO. A '1' forces the pin to a hi-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

ADDWF	Add W and f	
Syntax:	[label] ADDW	F f,d
Operands:	$0 \le f \le 31$ $d \in [01]$	
Operation:	$(W)\textbf{+}(f)\rightarrow(de$	st)
Status Affected:	C, DC, Z	
Encoding:	0001 11df	ffff
Description:	register 'f'. If 'd' is	of the W register and 0 the result is stored If 'd' is '1' the result is gister 'f'.
Words:	1	
Cycles:	1	
Example:	ADDWF FSR,	0
Before Instru W = FSR = After Instruct W = FSR =	0x17 0xC2	

ANDWF	AND W v	vith f		
Syntax:	[label] A	NDWF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [01] \end{array}$			
Operation:	(W) .AND	. (f) \rightarrow (d	est)	
Status Affected:	Z			
Encoding:	0001	01df	ffff	
Description:		h register red in the	•	the If 'd' is
Words:	1			
Cycles:	1			
Example:	ANDWF F	FSR,	1	
Before Instru W = FSR =	0x17			
After Instruct W = FSR =	0x17			

ANDLW	And lite	ral with V	v
Syntax:	[label]	ANDLW	k
Operands:	$0 \le k \le 2$	55	
Operation:	(W).AND	0. (k) \rightarrow (V	V)
Status Affected:	Z		
Encoding:	1110	kkkk	kkkk
Description:	AND'ed w	ith the eigl	W register are ht-bit literal 'k'. The e W register.
Words:	1		
Cycles:	1		
Example:	ANDLW	0x5F	
Before Instru W=	oxA3		
After Instruct W =	ion 0x03		

BCF	Bit Clear	f	
Syntax:	[label]	BCF f,b)
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$		
Operation:	$0 \rightarrow (f < b;$	>)	
Status Affected:	None		
Encoding:	0100	bbbf	ffff
Description:	Bit 'b' in re	gister 'f' is	cleared.
Words:	1		
Cycles:	1		
Example:	BCF	FLAG_REG	3, 7
Before Instruction FLAG_REG = 0xC7			
After Instruct FLAG_R	ion EG = 0x47	,	

BSF	Bit Set f	BTFSS	Bit Te
Syntax:	[label] BSF f,b	Syntax:	[labe
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$	Operands:	$0 \le f \le 0 \le b$
Operation:	$1 \rightarrow (f < b >)$	Operation:	skip i
Status Affected:	None	Status Affected:	None
Encoding:	0101 bbbf ffff	Encoding:	0111
Description:	Bit 'b' in register 'f' is set.	Description:	lf bit 'b
Words:	1		instruc If bit 't
Cycles:	1		fetche
Example:	BSF FLAG_REG, 7		execu
Before Instr	uction		execut instruc
FLAG_F	REG = 0x0A	Words:	1
After Instruc	ction REG = 0x8A	Cycles:	1(2)
FLAG_P		Example:	HERE FALSE
BTFSC	Bit Test f, Skip if Clear		TRUE
Syntax:	[label] BTFSC f,b		
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$	Before Instru PC	uction =
Operation:	skip if (f) = 0	After Instruc	tion

Operation:	skip if (f	skip if $(f < b >) = 0$		
Status Affected:	None			
Encoding:	0110	bbbf	ffff	Ī
Description:		n register 'f n is skippe		the next
	fetched d execution	0 then the uring the c is discarde instead, m n.	urrent insti ed, and an	ruction NOP is
Words:	1			
Cycles:	1(2)			
Example:	HERE FALSE TRUE	BTFSC GOTO •	FLAG,1 PROCESS	S_CODE
		•		
Before Instr PC	uction =	address	(HERE)	
After Instruct if FLAG PC if FLAG	<1>=0	, address (
PC	=	, address (1	FALSE)	

TFSS	Bit Test f, Skip if Set			
syntax:	[label] BTFSS	f,b	
1	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$			
peration:	skip if	(f) = 1		
tatus Affected:	None			
ncoding:	0111	bbbf	ffff]
		in register	'f' is '1' then ed.	the next
	fetched executi	l during the on, is disca ed instead, i	the next inst current inst rded and an making this	ruction NOP is
Vords:	1			
ycles:	1(2)			
	HERE FALSE TRUE	BTFSS GOTO •	FLAG,1 PROCESS_(CODE
Before Instruc PC	ction =	address	(HERE)	
After Instructi If FLAG<1 PC if FLAG<1	> =	,	(FALSE);	
PC	=	address	(TRUE)	

CALL	Subroutine Call
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 255$
Operation:	$\begin{array}{l} (\text{PC}) + 1 \rightarrow \text{Top of Stack;} \\ k \rightarrow \text{PC} < 7:0 >; \\ (\text{STATUS} < 6:5 >) \rightarrow \text{PC} < 10:9 >; \\ 0 \rightarrow \text{PC} < 8 > \end{array}$
Status Affected:	None
Encoding:	1001 kkkk kkkk
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The eight bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STA-TUS<6:5>, PC<8> is cleared. CALL is a two cycle instruction.
Words:	1
Cycles:	2
Example:	HERE CALL THER E
Before Instru PC =	address (HERE)
After Instruct PC = TOS =	address (THERE)

CLRF

-				
Syntax:	[label]	CLRF f		
Operands:	$0 \le f \le 3^{2}$	I		
Operation:	$\begin{array}{l} 00h \rightarrow (f \\ 1 \rightarrow Z \end{array}$);		
Status Affected:	Z			
Encoding:	0000	011f	ffff	
Description:	The conte and the Z	nts of regis bit is set.	ster 'f' are	cleared
Words:	1			
Cycles:	1			
Example:	CLRF	FLAG_REG	5	
Before Instru FLAG_R		0x5A		
After Instruct FLAG_RI Z=		0x00 1		

Clear f

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Encoding:	0000 0100 0000
Description:	The W register is cleared. Zero bit (Z) is set.
Words:	1
Cycles:	1
Example:	CLRW
Before Instru W =	uction 0x5A
After Instruc W = Z=	tion 0x00 1
CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \mbox{ prescaler (if assigned);} \\ 1 \rightarrow \overline{TO;} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Encoding:	0000 0000 0100
Description:	The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits \overline{TO} and \overline{PD} are set.
Words:	1
Cycles:	1
Example:	CLRWDT
Before Instru WDT cou	
After Instruct WDT cou WDT pre TO PD	unter = 0x00

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1 \right] \end{array}$
Operation:	$(\overline{f}) \rightarrow (dest)$
Status Affected:	Z
Encoding:	0010 01df ffff
Description:	The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	COMF REG1,0
Before Instru REG1	uction = 0x13
After Instruc REG1 W=	tion = 0x13 0xEC

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$
Operation:	$(f) - 1 \rightarrow (dest)$
Status Affected:	Z
Encoding:	0000 11df ffff
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	decf cnt, 1
Before Instru CNT Z= After Instruct CNT Z=	= 0x01 0

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 31$
	d ∈ [0,1]
Operation:	(f) $-1 \rightarrow d$; skip if result = 0
Status Affected:	None
Encoding:	0010 11df ffff
Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead mak- ing it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE DECFSZ CNT, 1 GOTO LOOP
	CONTINUE .
Before Instru	uction
PC	= address (HERE)
After Instruc CNT if CNT PC if CNT PC	<pre>tion = CNT - 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE+1)</pre>
GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 511$
Operation:	$k \rightarrow PC < 8:0>;$

•	STATUS	<6:5> →	PC<10:9>	>
Status Affected:	None			
Encoding:	101k	kkkk	kkkk	
Description:			ional brand e is loaded	

	bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle instruction.
Words:	1
Cycles:	2
Example:	GOTO THERE
After Instruc	tion

PC = address (THERE)

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$0 \le f \le 31$
	d ∈ [0,1]
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Encoding:	0010 10df ffff
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	INCF CNT, 1
Before Instru CNT Z=	uction = 0xFF 0
After Instruct	
CNT Z=	= 0x00 1
_	
INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None
Encoding:	0011 11df ffff
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, then the next instruc- tion, which is already fetched, is dis- carded and an NOP is executed instead making it a two cycle instruc- tion.
Words:	1
Cycles:	1(2)
Example:	HERE INCFSZ CNT, 1
	GOTO LOOP CONTINUE •
	•
	•
Before Instru PC	action = address (HERE)
After Instruct	tion
CNT if CNT	= CNT + 1; = 0,
PC	= 0; = address (CONTINUE);
if CNT PC	 ≠ 0, = address (HERE +1)
FU	- audicos (nere +1)

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. (k) \rightarrow (W)
Status Affected:	Z
Encoding:	1101 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	IORLW 0x35
Before Instru W =	ox9A
After Instruct W= Z=	tion 0xBF 0
Ζ=	0
IORWF	Inclusive OR W with f
IORWF Syntax:	[label] IORWF f,d
Syntax:	[label] IORWF f,d $0 \le f \le 31$
Syntax: Operands:	$ \begin{bmatrix} label \end{bmatrix} \text{ IORWF } f,d \\ 0 \le f \le 31 \\ d \in [0,1] $
Syntax: Operands: Operation:	$ \begin{array}{ll} [\mbox{ loc} below] & \mbox{ loc} F & \mbox{ f,d} \\ 0 \leq f \leq 31 \\ d \in [0,1] \\ (W).OR. \ (f) \rightarrow (dest) \end{array} $
Syntax: Operands: Operation: Status Affected:	$\begin{bmatrix} label \end{bmatrix} \text{ IORWF } f,d$ $0 \le f \le 31$ $d \in [0,1]$ $(W).OR. (f) \rightarrow (dest)$ Z
Syntax: Operands: Operation: Status Affected: Encoding:	$ \begin{array}{l l} \textit{[label]} & \textit{IORWF} & \textit{f,d} \\ 0 \leq \textit{f} \leq 31 \\ d \in [0,1] \\ (W).OR. (\textit{f}) \rightarrow (\textit{dest}) \\ \hline Z \\ \hline 0001 & 00df & \textit{ffff} \\ \hline Inclusive OR the W register with register 'f'. \textit{If 'd' is 0 the result is placed in the W register. \textit{If 'd' is 1 the result is s 1 the result is 1 t$
Syntax: Operands: Operation: Status Affected: Encoding: Description:	$ \begin{array}{l l} \textit{[label]} & \textit{IORWF} & \textit{f,d} \\ 0 \leq \textit{f} \leq 31 \\ d \in [0,1] \\ (W).OR. (\textit{f}) \rightarrow (\textit{dest}) \\ \hline Z \\ \hline \hline 0001 & 00df & \textit{ffff} \\ \hline \\ \textit{Inclusive OR the W register with register 'f'. \textit{If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. \\ \end{array} $
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	$ \begin{array}{l l} \textit{[label]} & \textit{IORWF} & \textit{f,d} \\ 0 \leq \textit{f} \leq 31 \\ d \in [0,1] \\ (W).OR. (\textit{f}) \rightarrow (\textit{dest}) \\ \hline Z \\ \hline \hline 0001 & 00df & \textit{ffff} \\ \hline \\ \textit{Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. \\ 1 \\ \end{array} $
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru	[<i>label</i>] IORWF f,d $0 \le f \le 31$ $d \in [0,1]$ (W).OR. (f) \rightarrow (dest) Z 0001 00df ffff Inclusive OR the W register with regis- ter 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 1 IORWF RESULT, 0 Inclusion
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru RESULT	[<i>label</i>] IORWF f,d $0 \le f \le 31$ $d \in [0,1]$ (W).OR. (f) \rightarrow (dest) Z 0001 00df ffff Inclusive OR the W register with regis- ter 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 1 IORWF RESULT, 0 inclusion = 0x13
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru RESULT W	$ \begin{bmatrix} label \end{bmatrix} \text{ IORWF } f,d \\ 0 \le f \le 31 \\ d \in [0,1] \\ (W).OR. (f) \rightarrow (dest) \\ \hline Z \\ \hline 0001 & 00df & ffff \\ \hline Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 \\ 1 \\ IORWF RESULT, 0 \\ \hline IORWF RESULT, 0$
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru RESULT	[<i>label</i>] IORWF f,d $0 \le f \le 31$ $d \in [0,1]$ (W).OR. (f) \rightarrow (dest) Z 0001 00df ffff Inclusive OR the W register with regis- ter 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 1 IORWF RESULT, 0 inclusion = 0x13 = 0x91 tion

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Encoding:	0010 00df ffff
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
After Instruc W =	tion value in FSR register

MOVLW	Move Lit	eral to W	1	
Syntax:	[label]	MOVLW	k	
Operands:	$0 \le k \le 2$	55		
Operation:	$k \rightarrow (W)$			
Status Affected:	None			
Encoding:	1100	kkkk	kkkk	
Description:	•	bit literal 'k r. The don'		
Words:	1			
Cycles:	1			
Example:	MOVLW	0x5A		
After Instruct W=	tion 0x5A			

MOVWF	Move W	to f		
Syntax:	[label]	MOVWF	f	
Operands:	$0 \le f \le 3^{-1}$	1		
Operation:	$(W) \to (f$)		
Status Affected:	None			
Encoding:	0000	001f	ffff	
Description:	Move data ter 'f'.	a from the V	W register	to regis-
Words:	1			
Cycles:	1			
Example:	MOVWF	TEMP_REC	3	
Before Instru TEMP_R W		0xFF 0x4F		
After Instruc TEMP_R W		0x4F 0x4F		

NOP	No Oper	ation	
Syntax:	[label]	NOP	
Operands:	None		
Operation:	No opera	ation	
Status Affected:	None		
Encoding:	0000	0000	0000
Description:	No opera	ation.	
Words:	1		
Cycles:	1		
Example:	NOP		

OPTION	Load OP	TION Re	gister	
Syntax:	[label]	OPTION	l	
Operands:	None			
Operation:	$(W) \rightarrow O$	PTION		
Status Affected:	None			
Encoding:	0000	0000	0010	
Description:	The conte into the Ol		0	s loaded
Words:	1			
Cycles:	1			
Example	OPTION			
Before Instru W=	iction 0x07			
After Instruc OPTION				

RETLW	Return with	Liter	al in W
Syntax:	[label] RE	TLW	k
Operands:	$0 \leq k \leq 255$		
Operation:	$\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$		
Status Affected:	None		
Encoding:	1000 kk	kk	kkkk
Description:	bit literal 'k'. The loaded from the	he prog ne top (ided with the eight gram counter is of the stack (the s is a two cycle
Words:	1		
Cycles:	2		
Example:	CALL TABLE	;tab ;val	le offset ue. ow has table
TABLE	ADDWF PC RETLW k1 RETLW k2	;Beg ;	offset in table d of table
Before Instru W=	uction 0x07		
After Instruc W=	tion value of k8		

RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Encoding:	0011 01df ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	RLF REG1,0
Before Instru REG1 C= After Instruc REG1 W= C=	= 1110 0110 0
RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Syntax:	[label] RRF f,d 0 \leq f \leq 31
Syntax: Operands:	$ \begin{bmatrix} label \end{bmatrix} RRF f,d \\ 0 \le f \le 31 \\ d \in [0,1] $
Syntax: Operands: Operation:	$ \begin{bmatrix} label \end{bmatrix} RRF f, d \\ 0 \le f \le 31 \\ d \in [0,1] \\ See description below \\ C \\ \hline 0011 & 00df & ffff \\ \hline \end{bmatrix} $
Syntax: Operands: Operation: Status Affected:	$ [label] RRF f,d 0 \le f \le 31 d \in [0,1] See description below C$
Syntax: Operands: Operation: Status Affected: Encoding: Description:	$\begin{bmatrix} label \end{bmatrix} RRF f,d$ $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' C register 'f'
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	$ \begin{bmatrix} label \end{bmatrix} RRF f,d \\ 0 \le f \le 31 \\ d \in [0,1] \\ \text{See description below} \\ \hline C \\ \hline 0011 & 00df & ffff \\ \hline The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. \\ \hline \hline \end{bmatrix} $
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	$\begin{bmatrix} label \end{bmatrix} RRF f,d$ $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' T
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	$ [label] RRF f,d 0 \le f \le 31 d \in [0,1] See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1 RRF REG1, 0$

SLEEP	Enter SL	EEP Mo	de				
Syntax:	[label]	SLEEP					
Operands:	None						
Operation:	$\begin{array}{l} 00h \rightarrow WDT; \\ 0 \rightarrow WDT \mbox{ prescaler}; \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$						
Status Affected:	TO, PD, 0	GPWUF					
Encoding:	0000	0000	0011				
Description:	Time-out status bit (TO) is set. The power down status bit (PD) is cleared. GPWUF is unaffected. The WDT and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See sec- tion on SLEEP for more details.						
Words:	1						
Cycles:	1						
Example:	SLEEP						

SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	$(f) - (W) \rightarrow (dest)$
Status Affected:	C, DC, Z
Encoding:	0000 10df ffff
Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example 1:	SUBWF REG1, 1
Before Instruct REG1 W C After Instruct REG1 W C Example 2: Before Instruct REG1 W C After Instruct REG1 W= C	= 3 = 2 = ? tion = 1 = 2 = 1 ; result is positive
Example 3:	
Before Instru REG1 W C After Instruct REG1 W= C	= 1 = 2 = ?

SWAPF	Swap Nibbles in f					
Syntax:	[label] SWAPF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$					
Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$					
Status Affected:	None					
Encoding:	0011 10df ffff					
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.					
Words:	1					
Cycles:	1					
Example	SWAPF REG1, 0					
Before Instru REG1	iction = 0xA5					
After Instruct REG1 W	tion = 0xA5 = 0X5A					

TRIS	Load TRIS Register						
Syntax:	[label]TRIS f						
Operands:	f = 6						
Operation:	(W) \rightarrow TRIS register f						
Status Affected:	None						
Encoding:	0000 0000 0fff						
Description:	TRIS register 'f' (f = 6) is loaded with the contents of the W register						
Words:	1						
Cycles:	1						
Example	TRIS GPIO						
Before Instruction W= 0XA5							
After Instruction TRIS = 0XA5							
Note: f = 6 f	or PIC12C5XX only.						

XORLW	Exclusiv	ve OR lite	ral with	w				
Syntax:	[label]	XORLW	k					
Operands:	$0 \le k \le 255$							
Operation:	(W) .XO	$R. k \to (W$	/)					
Status Affected:	Z	Z						
Encoding:	1111	kkkk	kkkk					
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.							
Words:	1							
Cycles:	1							
Example:	XORLW	0xAF						
Before Instru W=	uction 0xB5							
After Instruc W =	tion 0x1A							

Exclusive OR W with f						
[label]	XORWF	f,d				
$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$	l					
(W) .XO	$R.(f) \to (c$	lest)				
Z						
0001	10df	ffff				
Description: Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If ' 1 the result is stored back in register						
1						
1						
XORWF	REG,1					
0xB5 ion = 0x1A	5					
	$\begin{bmatrix} abe \\ 0 \le f \le 3^{\circ} \\ d \in [0,1] \\ (W) .XOF \\ Z \\ \hline 0001 \\ Exclusive \\ register w \\ result is standard \\ 1 \\ the result is standard \\ 1 \\ XORWF \\ ction \\ = 0xAF \\ 0xB5 \\ ction \\ = 0x1A \\ ction \\ = 0x1A \\ ction \\ ction$	[label] XORWF $0 \le f \le 31$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (c Z 0001 10df Exclusive OR the coregister with register regult is stored in the 1 the result is stored 1 XORWF REG, 1 ction = 0xAF 0xB5	[<i>label</i>] XORWF f,d $0 \le f \le 31$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest) Z 0001 10df ffff Exclusive OR the contents of th register with register 'f'. If 'd' is result is stored in the W register 1 the result is stored back in ref 1 XORWF REG, 1 ction = 0xAF 0xB5 ion = 0x1A			

NOTES:

10.0 DEVELOPMENT SUPPORT

10.1 Development Tools

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- MPLAB[™]-ICE Real-Time In-Circuit Emulator
- ICEPIC[™] Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- •P RO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- SIMICE
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- •M PASM Assembler
- MPLAB[™] SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (*fuzzy*TECH[®]–MP)

•K EELOQ[®] Evaluation Kits and Programmer

10.2 MPLAB-ICE: High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB- ICE Un iversal In -Circuit Em ulator i s intended to provide the product development engineer with a c omplete mi crocontroller des ign tool s et f or PICmicro[®] microcontrollers (MCUs). MPLAB- ICE i s supplied w ith the MPLAB I ntegrated De velopment Environment (IDE), which allows editing, "make" and download, and source de bugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support all new Microchip microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The P C c ompatible 38 6 (and hi gher) machine p latform an d M icrosoft W indows[®] 3. x or Windows 95 en vironment were chosen to bes t make these features available to you, the end user.

MPLAB-ICE is a vailable in t wo v ersions. MPLAB-ICE 1000 is a basic, low-cost emulator system with simple trace capabilities. It shares processor modules with the MPLAB-ICE 2000. This is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems will operate across the entire oper ating s peed range of the PICm icro[®] MCU.

10.3 ICEPIC: Low-Cost PICmicro[®] In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC 12CXXX, PIC 16C5X and PIC 16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to oper ate on PC-compatible machines ranging from 386 through Pentium™ based machines unde r Windows 3.x, Windows 95, or Windows NT environment. ICEPIC features real time, non-intrusive emulation.

10.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PR O MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter c ommands and a modul ar detachable socket assembly to support various package types. In standalone mode the PR O MATE II can read, verify or program PIC12CXXX, PIC 14C000, PIC 16C5X, PIC16CXXX and PIC 17CXX devices. It can als o set configuration and code-protect bits in this mode.

10.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PIC START pr ogrammer is an easy-to-use, I owcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Inte grated Development En vironment s oftware makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

10.6 <u>SIMICE Entry-Level Hardware</u> <u>Simulator</u>

SIMICE is an entry-level hardware development system designed to oper ate in a PC- based environment with Mi crochip's simulator MPLAB™-SIM. Both SIM-ICE and MPL AB-SIM r un under Mi crochip Technology's MPLAB Integr ated D evelopment En vironment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX. and PIC16C5X families of PICmicro® 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide n on-real-time I/O p ort e mulation. SIMICE enables a developer to r un simulator code for driving the target system. In addition, the target system can provide i nput to the simulator code. This c apability allows f or s imple and i nteractive deb ugging wi thout having to manually gener ate MPLAB- SIM s timulus files. SIMICE is a valuable debugging tool for entrylevel system development.

10.7 <u>PICDEM-1 Low-Cost PICmicro®</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The mi crocontrollers supported a re: PIC 16C5X (PIC16C54 to PIC1 6C58A), PIC 16C61, PIC1 6C62X, PIC16C71, PIC16C8X, PIC1 7C42, PIC1 7C43 and PIC17C44. All nec essary hardware and s oftware is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 boar d, on a PRO MATE II or PICSTART-Plus programmer, and eas ily test firmware. T he us er c an al so connect the PICDEM-1 board to the MPLAB- ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the mi crocontroller socket(s). Some o f the f eatures i nclude an R S-232 interface, a po tentiometer for simulated analog input, push-button switches a nd ei ght LED s connected to PORTB.

10.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICD EM-2 is a simple demonstration board that supports the P IC16C62, PIC16C 64, PIC1 6C65, PIC16C73 and PIC 16C74 mi crocontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for ad ding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potenti ometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

10.9 <u>PICDEM-3 Low-Cost PIC16CXXX</u> Demonstration Board

The PICD EM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will a lso support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PR O MATE II programmer or PICSTART Plus with an adapte r s ocket, and easily tes t fi rmware. The MPLAB-ICE emul ator may also be us ed with the PICDEM -3 board to tes t firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potenti ometer for simulated an alog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 s eqments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

10.10 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
 - -e ditor
 - -e mulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro[®] tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

10.11 Assembler (MPASM)

The M PASM Universal M acro As sembler is a PChosted symbolic assembler. It supports all microcontroller s eries i ncluding the PIC12C5XX, PIC 14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from MPLAB-ICE, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the $PICmicro^{(0)}$. Directives are helpful in making the de velopment of your assemble source code shorter and more maintainable.

10.12 Software Simulator (MPLAB-SIM)

The MPLAB- SIM Softwar e Si mulator al lows c ode development in a PC host environment. It al lows the user to simulate the PICmicro[®] series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the e xecution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPASM. The Softwar e Simulator offers the low cost flexibility to develop and debug code outside of the I aboratory environment making i t an excellent multi-project software development tool.

10.13 MPLAB-C17 Compiler

The MPL AB-C17 Code Development Sy stem is a complete ANSI 'C' c ompiler and integrated de velopment environment for Microchip's PIC17CXXX family of microcontrollers. The compiler provides powerful integration c apabilities and ease of us e not f ound with other compilers.

For easier source level deb ugging, the compiler provides symbol information t hat is compatible with the MPLAB IDE memory display.

10.14 <u>Fuzzy Logic Development System</u> (fuzzyTECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, Edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB™ demonstration board for hands-on experience with fuzzy logic systems implementation.

10.15 <u>SEEVAL® Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPR OM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly r educe t ime-to-market a nd r esult in an optimized system.

10.16 <u>KEELOQ[®] Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

HCS200 HCS300 HCS301 > > > > 24CXX 25CXX 93CXX > \mathbf{i} \mathbf{i} PIC17C7XX > \mathbf{i} \mathbf{i} > \mathbf{i} PIC17C4X \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} > PIC16C9XX \mathbf{i} > > > > > > PIC16C8X > > > > > > > PIC16C7XX \mathbf{i} > > > > \mathbf{i} > PIC16C6X \mathbf{i} > > > > \mathbf{i} > PIC16CXXX \mathbf{i} > > > > > > PIC16C5X > \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} 5 > \mathbf{i} PIC14000 \mathbf{i} > > \mathbf{i} \mathbf{i} > PIC12C5XX \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} \mathbf{i} ICEPICTM Low-Cost In-Circuit Emulator Universal Dev. Kit Total Endurance™ fuzzyTECH[®]-MP Explorer/Edition **PICSTART[®]Plus** KEELoo Transponder Kit Software Model PRO MATE[®] II Integrated Development Evaluation Kit MPLABTM-ICE MPLABTM C17^{*} Fuzzy Logic Dev. Tool Designers Kit Environment PICDEM-14A Programmer Programmer KEELOQ® Universal SEEVAL® PICDEM-1 PICDEM-2 PICDEM-3 Compiler Low-Cost **MPLAB**TM KEEL00[®] SIMICE Programmers Emulator Products Software Tools Demo Boards

TABLE 10-1: DEVELOPMENT TOOLS FROM MICROCHIP

NOTES:

11.0 ELECTRICAL CHARACTERISTICS - PIC12C508/PIC12C509

Absolute Maximum Ratings†

Ambient Temperature under bias	40°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to VSS	0 to +7.5 V
Voltage on MCLR with respect to Vss	0 to +14 V
Voltage on all other pins with respect to Vss	–0.6 V to (VDD + 0.6 V)
Total Power Dissipation ⁽¹⁾	700 mW
Max. Current out of Vss pin	200 mA
Max. Current into Vod pin	150 mA
Input Clamp Current, Iik (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, Iок (Vo < 0 or Vo > VDD)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	25 mA
Max. Output Current sourced by I/O port (GPIO)	100 mA
Max. Output Current sunk by I/O port (GPIO)	100 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD-	·VOH) x IOH} + Σ (VOL x IOL)

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

11.1 DC CHARACTERISTICS:

PIC12C508/509 (Commercial, Industrial, Extended)

DC Characteristics Power Supply PinsStandard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)							
Parm No.	Characteristic	Sym	Min	Тур ⁽¹⁾	Max	Units	Conditions
D001	Supply Voltage	Vdd	2.5 3.0		5.5 5.5	V V	Fosc = DC to 4 MHz (Commercial/ Industrial)
D002	RAM Data Retention Voltage ⁽²⁾	Vdr	3.0	1.5*	5.5	V	FOSC = DC to 4 MHz (Extended) Device in SLEEP mode
D003	VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See section on Power-on Reset for details
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05 *			V/ms	See section on Power-on Reset for details
D010	Supply Current ⁽³⁾	Idd	_	.78	2.4	mA	XT and EXTRC options ⁽⁴⁾ Fosc = 4 MHz, VDD = $5.5V$
D010C			—	1.1	2.4	mA	INTRC Option Fosc = 4 MHz, VDD = 5.5V
D010A			—	10	27	μA	LP OPTION, Commercial Temperature Fosc = 32 kHz , VDD = $3.0V$, WDT disabled
			—	14	35	μA	LP OPTION, Industrial Temperature FOSC = 32 kHz , VDD = 3.0V , WDT disabled
			_	14	35	μA	LP OPTION, Extended Temperature FOSC = 32 kHz, VDD = 3.0V, WDT disabled
	Power-Down Current (5)						
D020		IPD		0.25	4	μΑ	VDD = 3.0V, Commercial WDT disabled
D021				0.25	5	μA	VDD = 3.0V, Industrial WDT disabled
D021B			—	2	18	μA	VDD = 3.0V, Extended WDT disabled
D022		ΔI WDT	—	3.75	8	μA	VDD = 3.0V, Commercial
				3.75	9	μA	VDD = 3.0V, Industrial
			-	3.75	14	μA	VDD = 3.0V, Extended

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to V_{ss} , TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

11.2 DC CHARACTERISTICS:

PIC12C508/509 (Commercial, Industrial, Extended)

Standard Operating Conditions (unless otherwise specified) Operating temperature 0°C ≤ TA ≤ +70°C (commercial)								
		$-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)						
	ARACTERISTICS	$-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)						
		Operati Section		VDD ra	ange as de	escribe	d in DC spec Section 11.1 and	
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions	
NO.	Input Low Voltage							
	I/O ports	VIL		_				
D030	with TTL buffer	VIL	Vss	-0	.8V	v	$4.5 < VDD \le 5.5V$	
D030			V 33	-0	.0v .15Vdd	Vo	therwise	
D031	with Schmitt Trigger buffer		Vss	-0	.15VDD	VU	ulei wise	
	MCLR, GP2/T0CKI (in EXTRC mode)		VSS	-	0.15VDD	v		
D033	OSC1 (EXTRC) ⁽¹⁾		Vss	-	0.15VDD	•		
D033	OSC1 (in XT and LP)		Vss	-	0.3VDD	v	Note1	
0000	Input High Voltage		V 33	-	0.5700	v	Note I	
	I/O ports	Vін		-				
D040	with TTL buffer	Vss	2.0V	-	VDD	v	$4.5 \leq VDD \leq 5.5V$	
D040A			0.25VDD +	-	VDD	V	otherwise	
			0.8V					
D041	with Schmitt Trigger buffer		0.85Vdd	-	Vdd	V	For entire VDD range	
D042	MCLR/GP2/T0CKI		0.85Vdd	-	Vdd	V		
D042A	OSC1 (XT and LP)		0.7Vdd	-	Vdd	V	Note1	
D043	OSC1 (in EXTRC mode)		0.85Vdd	-V	DD	V		
D070	GPIO weak pull-up current	IPUR	50	250	400	μAV	DD = 5V, VPIN = VSS	
	Input Leakage Current ^(2, 3)						For VDD ≤5.5V	
D060	I/O ports	lı∟	-1	0.5	<u>+</u> 1	μA	$Vss \le VPIN \le VDD,$ Pin at hi-impedance	
D061	MCLR, GP2/T0CKI		20	130	250	μΑ	VPIN = VSS + 0.25V ⁽²⁾	
				0.5	+5	μΑ	VPIN = VDD	
D063	OSC1		-3	0.5	+3	μA	$Vss \leq VPIN \leq VDD$,	
							XT and LP options	
	Output Low Voltage							
D080	I/O ports/CLKOUT	Vol			0.6	V	IOL = 8.7 mA, VDD = 4.5 V	
	Output High Voltage							
D090	I/O ports/CLKOUT ⁽³⁾	Voh	Vdd - 0.7	V			IOH = -5.4 mA, VDD = 4.5V	
	Capacitive Loading Specs on							
	Output Pins	_				_		
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT and LP modes when external clock is used to drive OSC1.	
D101	All I/O pins	Сю	-	-	50	pF		
-	Data in "Typ" column is at 5V 25°C ur		!	I				

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

VDD (Volts)	Temperature (°C)	Min	Тур	Max	Units
		GP0	/GP1		
2.5	-40	38K	42K	63K	Ω
	25	42K	48K	63K	Ω
	85	42K	49K	63K	Ω
	125	50K	55K	63K	Ω
5.5	-40	15K	17K	20K	Ω
	25	18K	20K	23K	Ω
	85	19K	22K	25K	Ω
	125	22K	24K	28K	Ω
		G	P3		
2.5	-40	285K	346K	417K	Ω
	25	343K	414K	532K	Ω
	85	368K	457K	532K	Ω
	125	431K	504K	593K	Ω
5.5	-40	247K	292K	360K	Ω
	25	288K	341K	437K	Ω
	85	306K	371K	448K	Ω
	125	351K	407K	500K	Ω

TABLE 11-1: PULL-UP RESISTOR RANGES - PIC12C508/C509

* These parameters are characterized but not tested.

11.3 Timing Parameter Symbology and Load Conditions - PIC12C508/C509


The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS


2. TppS

2. 1990			
т			
F	Frequency	т	Time
Lowerc	ase subscripts (pp) and their meanings:		
рр			
2t	0	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	TOCKI
io	I/O port	wdt	watchdog timer
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
HH	igh	RR	ise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 11-1: LOAD CONDITIONS - PIC12C508/C509



11.4 Timing Diagrams and Specifications





AC Chara	cteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial), $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial), $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)Operating Voltage VDD range is described in Section 11.1						
Parameter No. Sym Characteristic Min Typ						Units	Conditions	
	Fosc	External CLKIN Frequency ⁽²⁾						
			DC	—	4	MHz	XT osc mode	
			DC	—	200	kHz	LP osc mode	
		Oscillator Frequency ⁽²⁾						
			0.1	—	4	MHz	XT osc mode	
			DC	—	200	kHz	LP osc mode	
1T	OSC	External CLKIN Period ⁽²⁾	250	—	_	ns	EXTRC osc mode	
			250	—	—	ns	XT osc mode	
			5	—	—	ms	LP osc mode	
		Oscillator Period ⁽²⁾	250	—	—	ns	EXTRC osc mode	
			250	—	10,000	ns	XT osc mode	
			5	—	—	ms	LP osc mode	
2T	су	Instruction Cycle Time ⁽³⁾	—4	/Fosc				
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	—	—	ns	XT oscillator	
			2*	—	—	ms	LP oscillator	
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—	—	25*	ns	XT oscillator	
			-	—	50*	ns	LP oscillator	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

TABLE 11-3: CALIBRATED INTERNAL RC FREQUENCIES - PIC12C508/C509

AC Characteristics		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq Ta \leq +70^{\circ}C \mbox{ (commercial)}, \\ -40^{\circ}C \leq Ta \leq +85^{\circ}C \mbox{ (industrial)}, \\ -40^{\circ}C \leq Ta \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 10.1} \end{array}$							
Parameter No.	Sym	Characteristic	Min*	Typ ⁽¹⁾	Max*	Units	Conditions		
		Internal Calibrated RC Frequency	3.58	4.00	4.32	MHz	VDD = 5.0V		
		Internal Calibrated RC Frequency	3.50	—4	.26	MHz	VDD = 2.5V		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 11-3: I/O TIMING - PIC12C508/C509

TABLE 11-4: TIMING REQUIREMENTS - PIC12C508/C509

AC Chara	cteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)Operating Voltage VDD range is described in Section 11.1							
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units			
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid ⁽³⁾	—	—	100*	ns			
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	—	—	ns			
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	—	—	ns			
20	TioR	Port output rise time ^(2, 3)	—1	0	25**	ns			
21	TioF	Port output fall time ^(2, 3)	—1	0	25**	ns			

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: Measurements are taken in EXTRC mode.
- 3: See Figure 11-1 for loading conditions.

FIGURE 11-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC12C508/C509




TABLE 11-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C508/C509

AC Characteristics		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 11.1} \\ \end{array} $						
Parameter No. Sym		Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
30	TmcL	MCLR Pulse Width (low)	2000*	_	—	ns	VDD = 5 V	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5 V (Commercial)	
32	32 TDRT Device Reset Timer Period ⁽²⁾		9*	18*	30*	ms	VDD = 5 V (Commercial)	
34 Tioz		I/O Hi-impedance from MCLR Low	—	—	2000*	ns		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 2: See Table 11-6.

TABLE 11-6: DRT (DEVICE RESET TIMER PERIOD - PIC12C508/C509)

Oscillator Configuration	POR Reset	Subsequent Resets
IntRC & ExtRC	18 ms (typical)	300 µs (typical)
XT & LP	18 ms (typical)	18 ms (typical)

FIGURE 11-5: TIMER0 CLOCK TIMINGS - PIC12C508/C509




TABLE 11-7: TIMER0 CLOCK REQUIREMENTS - PIC12C508/C509

AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended) Operating Voltage VDD range is described in Section 11.1.						
Parameter No.	Sym	Characteristic		Min	Тур ⁽¹⁾	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Width - No Prescaler		0.5 TCY + 20*			ns		
			- With Prescaler	10*	—	—	ns		
41	Tt0L	T0CKI Low Pulse W	/idth - No Prescaler	0.5 TCY + 20*	—	—	ns		
			- With Prescaler	10*	—	—	ns		
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	_	_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

12.0 DC AND AC CHARACTERISTICS - PIC12C508/PIC12C509

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.





FIGURE 12-2: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. TEMPERATURE (VDD = 5.0V)



Oscillator	Frequency	VDD = 2.5V	VDD = 5.5V
External RC	4 MHz	250 µA*	780 µA*
Internal RC	4 MHz	420 µA	1.1 mA
XT	4 MHz	251 µA	780 µA
LP	32 KHz	15 µA	37 µA

TABLE 12-1: DYNAMIC IDD (TYPICAL) - WDT ENABLED, 25°C

*Does not include current through external R&C.







FIGURE 12-3: WDT TIMER TIME-OUT PERIOD VS. VDD

FIGURE 12-4: SHORT DRT PERIOD VS. VDD











FIGURE 12-8: IOL vs. VOL, VDD = 5.5 V



PIC12C5XX

NOTES:

13.0 ELECTRICAL CHARACTERISTICS - PIC12C508A/PIC12C509A/ PIC12LC508A/PIC12LC509A/PIC12CR509A/PIC12CE518/PIC12CE519/ PIC12LCE518/PIC12LCE519/PIC12LCR509A

Absolute Maximum Ratings†

Ambient Temperature under bias	40°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to VSS	0 to +7.0 V
Voltage on MCLR with respect to Vss	0 to +14 V
Voltage on all other pins with respect to Vss	–0.3 V to (VDD + 0.3 V)
Total Power Dissipation ⁽¹⁾	700 mW
Max. Current out of Vss pin	200 mA
Max. Current into Vod pin	150 mA
Input Clamp Current, Iik (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, IOK (VO < 0 or VO > VDD)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	25 mA
Max. Output Current sourced by I/O port (GPIO)	100 mA
Max. Output Current sunk by I/O port (GPIO)	100 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - Σ IOH} + Σ {(VDD-VDD) + Σ {VDD-VDD) + Σ {VD	VOH) X IOH} + Σ (VOL X IOL)

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

13.1 DC CHARACTERISTICS:

PIC12C508A/509A (Commercial, Industrial, Extended) PIC12CE518/519 (Commercial, Industrial, Extended) PIC12CR509A (Commercial, Industrial, Extended)

	DC Characteristics Power Supply Pins		$\begin{array}{lll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \end{array}$						
Parm No.	Characteristic	Sym	Min	Тур ⁽¹⁾	Max	Units	Conditions		
D001	Supply Voltage	Vdd	3.0		5.5	V	Fosc = DC to 4 MHz (Commercial/ Industrial, Extended)		
D002	RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*		V	Device in SLEEP mode		
D003	VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See section on Power-on Reset for details		
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*			V/ms	See section on Power-on Reset for details		
D010	Supply Current ⁽³⁾	IDD	—	0.8	1.4	mA	XT and EXTRC options (Note 4) Fosc = 4 MHz, VDD = 5.5V		
D010C			—	0.8	1.4	mA	INTRC Option Fosc = 4 MHz, VDD = 5.5V		
D010A			_	19	27	μA	LP OPTION, Commercial Temperature Fosc = 32 kHz, VDD = 3.0V, WDT disabled		
			_	19	35	μA	LP OPTION, Industrial Temperature Fosc = 32 kHz, VDD = 3.0V, WDT disabled		
			_	30	55	μA	LP OPTION, Extended Temperature FOSC = 32 kHz, VDD = 3.0V, WDT disabled		
D020	Power-Down Current (5)	IPD	—	0.25	4	μA	VDD = 3.0V, Commercial WDT disabled		
D021			-	0.25	5	μA	VDD = 3.0V, Industrial WDT disabled		
D021B			-	2	12	μΑ	VDD = 3.0V, Extended WDT disabled		
D022	Power-Down Current	ΔI WDT	-	2.2	5	μA	VDD = 3.0V, Commercial		
			-	2.2 4	6 11	μA	VDD = 3.0V, Industrial		
						μA	VDD = 3.0V, Extended		
	Supply Current ⁽³⁾ During read/write to EEPROM peripheral	ΔIEE	-	0.1	0.2	mA	FOSC = 4 MHz, Vdd = 5.5V, SCL = 400kHz		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active operation mode are:
- OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
- Vss, T0CKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

13.2 DC CHARACTERISTICS:

PIC12LC508A/509A (Commercial, Industrial) PIC12LCE518/519 (Commercial, Industrial) PIC12LCR509A (Commercial, Industrial)

	DC Characteristics Power Supply Pins			dard Op ating Te		ture	itions (unless otherwise specified) $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)
Parm No.	Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
D001	Supply Voltage	Vdd	2.5		5.5	V	Fosc = DC to 4 MHz (Commercial/ Industrial)
D002	RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*		V	Device in SLEEP mode
D003	VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See section on Power-on Reset for details
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*			V/ms	See section on Power-on Reset for details
D010	Supply Current ⁽³⁾	IDD	—	0.4	0.8	mA	XT and EXTRC options (Note 4) Fosc = 4 MHz, VDD = 2.5V
D010C			—	0.4	0.8	mA	INTRC Option Fosc = 4 MHz, VDD = 2.5V
D010A			—	15	23	μA	LP OPTION, Commercial Temperature FOSC = 32 kHz, VDD = 2.5V, WDT disabled
			_	15	31	μA	LP OPTION, Industrial Temperature FOSC = 32 kHz, VDD = 2.5V, WDT disabled
D020	Power-Down Current ⁽⁵⁾	IPD					
D021 D021B				0.2 0.2	3 4	μΑ μΑ	VDD = 2.5V, Commercial VDD = 2.5V, Industrial
		ΔIWDT	—2	.0 2.0	4 5	mA mA	VDD = 2.5V, Commercial VDD = 2.5V, Industrial

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

PIC12C5XX

13.3 DC CHARACTERISTICS:

PIC12C508A/509A (Commercial, Industrial, Extended) PIC12C518/519 (Commercial, Industrial, Extended) PIC12CR509A (Commercial, Industrial, Extended)

			r d Operati n ng tempera		0°C ≤	TA ≤ +	s otherwise specified) 70°C (commercial)		
DC CH	ARACTERISTICS	$-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)							
		Operatir Section		Vdd ra			d in DC spec Section 13.1 and		
Param	Characteristic	Sym	Min	Тур†	Max	Units	Conditions		
No.									
	Input Low Voltage	VIL							
0000	with TTL buffer	VIL	Vee	-	0.8V	v			
D030	with TTE buller		Vss Vss	-	0.8V 0.15VDD	V	For $4.5V \le VDD \le 5.5V$ otherwise		
D031	with Schmitt Trigger buffer		VSS VSS	-0	0.15VDD .2VDD	V	otherwise		
D031 D032	MCLR, GP2/T0CKI (in EXTRC mode)		VSS	-0	0.2VDD	v			
D032	OSC1 (in EXTRC mode)		VSS	2	0.2VDD	v	Note 1		
D033	OSC1 (in XT and LP)		VSS		0.2VDD 0.3VDD	v	Note 1		
2000	Input High Voltage		100		0.0100	v			
	I/O ports	Vін		-					
D040	with TTL buffer		0.25Vdd + 0.8V	-	Vdd	V	$4.5V \le VDD \le 5.5V$		
D040A			2.0V	-	Vdd	V	otherwise		
D041	with Schmitt Trigger buffer		0.8Vdd	-	Vdd	V	For entire VDD range		
D042	MCLR, GP2/T0CKI		0.8Vdd	-	Vdd	V	_		
D042A	OSC1 (XT and LP)		0.7Vdd	-	Vdd	V	Note 1		
D043	OSC1 (in EXTRC mode)		0.9Vdd	-	Vdd	V			
D070	GPIO weak pull-up current (Note 4)	IPUR	30	250	400	μΑ	VDD = 5V, VPIN = VSS		
	MCLR pull-up current	-	-	-	30	μAV	DD = 5V, VPIN = VSS		
	Input Leakage Current (Notes 2, 3)								
D060	I/O ports	lı∟			<u>+</u> 1	μA	Vss \leq VPIN \leq VDD, Pin at hi- impedance		
D061	TOCKI		-	-	<u>+</u> 5	μΑ	$Vss \le VPIN \le VDD$		
D063	OSC1		-	-	<u>+</u> 5	μA	Vss \leq VPIN \leq VDD, XT and LP osc configuration		
	Output Low Voltage								
D080	I/O ports	Vol			0.6	V	IOL = 8.5 mA, VDD = 4.5V, −40°C to +85°C		
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, −40°C to +125°C		
	Output High Voltage								
D090	I/O ports (Note 3)	Vон	Vdd - 0.7	V			IOH = -3.0 mA, VDD = 4.5V, −40°C to +85°C		
D090A			Vdd - 0.7	V			IOH = -2.5 mA, VDD = 4.5V, −40°C to +125°C		
	Capacitive Loading Specs on Output Pins								
D100	OSC2 pin	COSC2	-	-	15	pF	In XT and LP modes when exter- nal clock is used to drive OSC1.		
D101	All I/O pins	Сю	-	-	50	pF			

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This spec. applies when GP3/MCLR is configured as MCLR. The leakage current of the MCLR circuit is higher than the standard I/O logic.

13.4 DC CHARACTERISTICS:

PIC12LC508A/509A (Commercial, Industrial) PIC12LC518/519 (Commercial, Industrial) PIC12LCR509A (Commercial, Industrial)

DC CHA	RACTERISTICS		ard Operati ing tempera		0°C	\leq TA \leq	s otherwise specified) +70°C (commercial) ·85°C (industrial)		
		Operating voltage VDD range as described in DC spec Section 13.1 and Section 13.2.							
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions		
	Input Low Voltage								
	I/O ports	VIL							
D030	with TTL buffer		Vss	-	0.8V	V	For $4.5V \le VDD \le 5.5V$		
			Vss	-0	.15Vdd	V	otherwise		
D031	with Schmitt Trigger buffer		Vss	-0	.2Vdd	V			
D032	MCLR, GP2/T0CKI (in EXTRC mode)		Vss	-	0.2Vdd	V			
D033	OSC1 (in EXTRC mode)		Vss	-	0.2Vdd	V	Note 1		
D033	OSC1 (in XT and LP)		Vss	-	0.3VDD	V	Note 1		
	Input High Voltage								
	I/O ports	Vін		-					
D040	with TTL buffer		0.25Vpp +	-	Vdd	V	$4.5V \le VDD \le 5.5V$		
			0.8V						
D040A			2.0V	-	Vdd	V	otherwise		
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	V	For entire VDD range		
D042	MCLR, GP2/T0CKI		0.8VDD	-	VDD	V			
D042A	OSC1 (XT and LP)		0.7VDD	-V	DD	V	Note 1		
D043	OSC1 (in EXTRC mode)		0.9VDD	-V	DD	v			
D070	GPIO weak pull-up current (Note 4)	IPUR	30	250	400	μA	VDD = 5V, VPIN = VSS		
Doro	MCLR pull-up current	-	-	-	30	μAV	,		
	Input Leakage Current (Notes 2, 3)					μ			
D060	I/O ports	lil			<u>+</u> 1	μΑ	Vss \leq VPIN \leq VDD, Pin at hi-impedance		
D061	тоскі		-	-	<u>+</u> 5	μA	$Vss \leq VPIN \leq VDD$		
D063	OSC1		-	-	<u>+</u> 5	μA	Vss \leq VPIN \leq VDD, XT and LP osc configuration		
	Output Low Voltage								
D080	I/O ports	Vol			0.6	V	Io∟ = 8.5 mA, VDD = 4.5V, −40°C to +85°C		
D080A			-	-	0.6	V	IoL = 7.0 mA, VDD = 4.5V, −40°C to +125°C		
	Output High Voltage								
D090	I/O ports (Note 3)	Vон	Vdd - 0.7	-	-	V	ІОН = -3.0 mA, VDD = 4.5V, −40°C to +85°C		
D090A			Vdd - 0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, −40°C to +125°C		
	Capacitive Loading Specs on Output Pins								
D100	OSC2 pin	COSC 2	-	-	15	pF	In XT and LP modes when exter- nal clock is used to drive OSC1.		
D101	All I/O pins	Cio	-	-	50	pF			
†	Data in "Typ" column is at 5V, 25°C unles	s otherw	vise stated	These	paramete	rs are fo	r design guidance only and are not		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This spec. applies when GP3/MCLR is configured as MCLR. The leakage current of the MCLR circuit is higher than the standard I/O logic.

TABLE 13-1: PULL-UP RESISTOR RANGES* - PIC12C508A, PIC12C509A, PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

VDD (Volts)	Temperature (°C)	Min	Тур	Max	Units							
	GP0/GP1											
2.5	-40	38K	42K	63K	Ω							
	25	42K	48K	63K	Ω							
	85	42K	49K	63K	Ω							
	125	50K	55K	63K	Ω							
5.5	-40	15K	17K	20K	Ω							
	25	18K	20K	23K	Ω							
	85	19K	22K	25K	Ω							
	125	22K	24K	28K	Ω							
		G	P3									
2.5	-40	285K	346K	417K	Ω							
	25	343K	414K	532K	Ω							
	85	368K	457K	532K	Ω							
	125	431K	504K	593K	Ω							
5.5	-40	247K	292K	360K	Ω							
	25	288K	341K	437K	Ω							
	85	306K	371K	448K	Ω							
	125	351K	407K	500K	Ω							

* These parameters are characterized but not tested.

13.5 <u>Timing Parameter Symbology and Load Conditions - PIC12C508A, PIC12C509A,</u> PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519


The timing parameter symbols have been created following one of the following formats:

1. Tpp	S2ppS
--------	-------

2. TppS

2. TppS				
т				
F	Frequency	Т	Time	
Lowerc	ase subscripts (pp) and their meaning	s:		
рр				
2t	0	mc	MCLR	
ck	CLKOUT	osc	oscillator	
су	cycle time	OS	OSC1	
drt	device reset timer	tO	TOCKI	
io	I/O port	wdt	watchdog timer	
Upperc	ase letters and their meanings:			
S				
F	Fall	Р	Period	
НН	igh	RR	ise	
I	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	

FIGURE 13-1: LOAD CONDITIONS - PIC12C508A/C509A, PIC12CE518/519, PIC12LC508A/509A, PIC12LCE518/519, PIC12LCR509A



PIC12C5XX

13.6 Timing Diagrams and Specifications

FIGURE 13-2: EXTERNAL CLOCK TIMING - PIC12C508A, PIC12C509A, PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519




TABLE 13-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

AC Chara	cteristics	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^\circ C \leq Ta \leq +70^\circ C \mbox{ (commercial)}, \\ -40^\circ C \leq Ta \leq +85^\circ C \mbox{ (industrial)}, \\ -40^\circ C \leq Ta \leq +125^\circ C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 13.1} \end{array}$								
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions			
	Fosc	External CLKIN Frequency ⁽²⁾								
			DC	—	4	MHz	XT osc mode			
			DC	—	200	kHz	LP osc mode			
	Oscillator Frequency ⁽²⁾		DC	_	4	MHz	EXTRC osc mode			
			0.1	—	4	MHz	XT osc mode			
			DC	—	200	kHz	LP osc mode			
1T	OSC	External CLKIN Period ⁽²⁾								
			250	—	—	ns	XT osc mode			
			5	—	—	ms	LP osc mode			
		Oscillator Period ⁽²⁾	250	—	—	ns	EXTRC osc mode			
			250	—	10,000	ns	XT osc mode			
			5	—	—	ms	LP osc mode			
2T	су	Instruction Cycle Time ⁽³⁾	—4	/Fosc						
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	_	_	ns	XT oscillator			
			2*	—	—	ms	LP oscillator			
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	—	—	25*	ns	XT oscillator			
			-	—	50*	ns	LP oscillator			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

TABLE 13-3: CALIBRATED INTERNAL RC FREQUENCIES - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

AC Chara	cteristics	Operating Temperature 0°C -40°C -40°C	$\begin{array}{ll} \mbox{perating Conditions (unless otherwise specified)} \\ \mbox{sperature} & 0^\circ C \leq Ta \leq +70^\circ C \mbox{ (commercial)}, \\ & -40^\circ C \leq Ta \leq +85^\circ C \mbox{ (industrial)}, \\ & -40^\circ C \leq Ta \leq +125^\circ C \mbox{ (extended)} \\ \mbox{rage VDD range is described in Section 10.1} \end{array}$					
Parameter No.	Sym	Characteristic	Min*	Typ ⁽¹⁾	Max*	Units	Conditions	
		Internal Calibrated RC Frequency	3.65	4.00	4.28	MHz	VDD = 5.0V	
		Internal Calibrated RC Frequency	3.55	—4	.31	MHz	VDD = 2.5V	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 13-4: TIMING REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

AC CharacteristicsStandard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \leq Ta \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq Ta \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq Ta \leq +125^{\circ}C$ (extended) Operating Voltage VDD range is described in Section 13.1						
Parameter No.	Sym	Characteristic	Max	Units		
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid ⁽³⁾	—	-	100*	ns
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	_	—	ns
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	—	—	ns
20	TioR	Port output rise time ^(2, 3)	—1	0	25**	ns
21	TioF	Port output fall time ^(2, 3)	—1	0	25**	ns

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in EXTRC mode.

3: See Figure 13-1 for loading conditions.




FIGURE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING -PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

TABLE 13-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

AC Charac	teristics	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 13.1} \end{array} $							
Parameter No. Sym		Characteristic Min Typ ⁽¹⁾ Max Units Conditi							
30	TmcL	MCLR Pulse Width (low)	2000*	—		ns	VDD = 5 V		
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5 V (Commercial)		
32	32 TDRT Device Reset Timer Period ⁽²⁾		9*	18*	30*	ms	VDD = 5 V (Commercial)		
34	Tioz	I/O Hi-impedance from MCLR Low		—	2000*	ns			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 2: See Table 13-6.

TABLE 13-6: DRT (DEVICE RESET TIMER PERIOD) - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

Oscillator Configuration	POR Reset	Subsequent Resets
IntRC & ExtRC	18 ms (typical) ⁽¹⁾	300 µs (typical) ⁽¹⁾
XT & LP	18 ms (typical) ⁽¹⁾	18 ms (typical) ⁽¹⁾

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-5: TIMER0 CLOCK TIMINGS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519




TABLE 13-7: TIMER0 CLOCK REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

			Standard Operatin Operating Tempera Operating Voltage \	ture 0°C ≤ –40°C ≤ –40°C ≤	≦ TA ≤ + ≤ TA ≤ + ≤ TA ≤ +	70°C (85°C (125°C	comme (industr (exten	ercial) ial) ded)
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse V	Vidth - No Prescaler	0.5 TCY + 20*			ns	
			- With Prescaler	10*	-	—	ns	
41	Tt0L	T0CKI Low Pulse W	/idth - No Prescaler	0.5 TCY + 20*	-	—	ns	
			- With Prescaler	10*	-	—	ns	
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	_		ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 13-8: EEPROM MEMORY BUS TIMING REQUIREMENTS - PIC12CE5XX ONLY.

AC Characteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$, Vcc = 3.0V to 5.5V (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$, Vcc = 3.0V to 5.5V (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$, Vcc = 4.5V to 5.5V (extended)Operating Voltage VDD range is described in Section 13.1								
Devenuetor									
Parameter Clock frequency	Symbol FCLK	Min — —	Max 100 100 400	Units kHz	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Clock high time	Thigh	4000 4000 600		ns	4.5V ≤ Vcc ≤ 5.5V (E Temp range) 3.0V ≤ Vcc ≤ 4.5V 4.5V ≤ Vcc ≤ 5.5V				
Clock low time	TLOW	4700 4700 1300		ns	4.5V ≤ Vcc ≤ 5.5V (E Temp range) 3.0V ≤ Vcc ≤ 4.5V 4.5V ≤ Vcc ≤ 5.5V				
SDA and SCL rise time (Note 1)	TR		1000 1000 300	ns					
SDA and SCL fall time	TF	_	300	ns	(Note 1)				
START condition hold time	THD:STA	4000 4000 600		ns	4.5V ≤ Vcc ≤ 5.5V (E Temp range) 3.0V ≤ Vcc ≤ 4.5V 4.5V ≤ Vcc ≤ 5.5V				
START condition setup time	TSU:STA	4700 4700 600		ns	4.5V ≤ Vcc ≤ 5.5V (E Temp range) 3.0V ≤ Vcc ≤ 4.5V 4.5V ≤ Vcc ≤ 5.5V				
Data input hold time	THD:DAT	0	—	ns	(Note 2)				
Data input setup time	TSU:DAT	250 250 100		ns	4.5V ≤ Vcc ≤ 5.5V (E Temp range) 3.0V ≤ Vcc ≤ 4.5V 4.5V ≤ Vcc ≤ 5.5V				
STOP condition setup time	TSU:STO	4000 4000 600		ns	4.5V ≤ Vcc ≤ 5.5V (E Temp range) 3.0V ≤ Vcc ≤ 4.5V 4.5V ≤ Vcc ≤ 5.5V				
Output valid from clock (Note 2)	ΤΑΑ		3500 3500 900	ns					
Bus free time: Time the bus must be free before a new transmis- sion can start	TBUF	4700 4700 1300		ns	4.5V ≤ Vcc ≤ 5.5V (E Temp range) 3.0V ≤ Vcc ≤ 4.5V 4.5V ≤ Vcc ≤ 5.5V				
Output fall time from VIH minimum to VIL maximum	Tof	20+0.1 CB	250	ns	(Note 1), CB ≤ 100 pF				
Input filter spike suppression (SDA and SCL pins)	TSP	—	50	ns	(Notes 1, 3)				
Write cycle time	Twc	—4		ms					
Endurance		1M	_	cycles	25°C, Vcc = 5.0V, Block Mode (Note 4)				

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

3: The combined TSP and VHYS specifications are due to new Schmitt trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on Microchip's website.


PIC12C5XX


NOTES:

14.0 DC AND AC CHARACTERISTICS - PIC12C508A/PIC12C509A/ PIC12LC508A/PIC12LC509A, PIC12CE518/PIC12CE519/PIC12CR509A/ PIC12LCE518/PIC12LCE519/ PIC12LCR509A

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.





Oscillator	Frequency	VDD =3.0V	VDD = 5.5V
External RC	4 MHz	240 µA*	800 µA*
Internal RC	4 MHz	320 µA	800 µA
XT	4 MHz	300 µA	800 µA
LP	32 KHz	19 µA	50 µA

TABLE 14-1: DYNAMIC IDD (TYPICAL) - WDT ENABLED, 25°C

*Does not include current through external R&C.

FIGURE 14-3: TYPICAL IDD VS. VDD (WDT DIS, 25°C, FREQUENCY





FIGURE 14-4: TYPICAL IDD VS. FREQUENCY (WDT DIS, 25°C, VDD = 5.5V)






FIGURE 14-6: SHORT DRT PERIOD VS. VDD




FIGURE 14-7: IOH vs. VOH, VDD = 2.5 V





FIGURE 14-8: IOH vs. VOH, VDD = 3.5 V



PIC12C5XX

FIGURE 14-9: IOL vs. VOL, VDD = 2.5 V





FIGURE 14-10: IOL vs. VOL, VDD = 3.5 V








FIGURE 14-12: IOL vs. VOL, VDD = 5.5 V









FIGURE 14-13: TYPICAL IPD VS. Vdd, WATCHDOG DISABLED (25°C)

FIGURE 14-15: VIL, VIH OF NMCLR, AND TOCKI VS. VDD



15.0 PACKAGING INFORMATION

15.1 Package Marking Information

8-Lead PDIP (300 mil)



8-Lead SOIC (150 mil)



8-Lead SOIC (208 mil)

Example 12C508A 04I/PSAZ 9825

Example



Example



8-Lead Windowed Ceramic Side Brazed (300 mil)



Example




Le	gend: MMM	Microchip part number information					
	XXX	Customer specific information*					
	AA	Year code (last 2 digits of calendar year)					
	BB	Week code (week of January 1 is week '01')					
	С	Facility code of the plant at which wafer is manufactured					
		O = Outside Vendor					
		C = 5" Line					
		S = 6" Line					
		H = 8" Line					
	D	Mask revision number					
	E	Assembly code of the plant or country of origin in which					
		part was assembled					
No	te: In the eve	nt the full Microchip part number cannot be marked on one line, it will					
	be carried over to the next line thus limiting the number of available character						
	for custon	ner specific information.					

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

PIC12C5XX

Package Type: K04-018 8-Lead Plastic Dual In-line (P) - 300 mil





Units			INCHES*		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		8			8	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.014	0.018	0.022	0.36	0.46	0.56
Upper Lead Width	B1 [†]	0.055	0.060	0.065	1.40	1.52	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	с	0.006	0.012	0.015	0.20	0.29	0.38
Top to Seating Plane	A	0.140	0.150	0.160	3.56	3.81	4.06
Top of Lead to Seating Plane	A1	0.060	0.080	0.100	1.52	2.03	2.54
Base to Seating Plane	A2	0.005	0.020	0.035	0.13	0.51	0.89
Tip to Seating Plane	L	0.120	0.130	0.140	3.05	3.30	3.56
Package Length	D‡	0.355	0.370	0.385	9.02	9.40	9.78
Molded Package Width	E‡	0.245	0.250	0.260	6.22	6.35	6.60
Radius to Radius Width	E1	0.267	0.280	0.292	6.78	7.10	7.42
Overall Row Spacing	eB	0.310	0.342	0.380	7.87	8.67	9.65
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter.

- [†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."
- [‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

Package Type: K04-057 8-Lead Plastic Small Outline (SN) - Narrow, 150 mil






Units			INCHES*		М	S	
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		8			8	
Overall Pack. Height	A	0.054	0.061	0.069	1.37	1.56	1.75
Shoulder Height	A1	0.027	0.035	0.044	0.69	0.90	1.11
Standoff	A2	0.004	0.007	0.010	0.10	0.18	0.25
Molded Package Length	D‡	0.189	0.193	0.196	4.80	4.89	4.98
Molded Package Width	E‡	0.150	0.154	0.157	3.81	3.90	3.99
Outside Dimension	E1	0.229	0.237	0.244	5.82	6.01	6.20
Chamfer Distance	Х	0.010	0.015	0.020	0.25	0.38	0.51
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	φ	0	48	}	0	4	8
Radius Centerline	L1	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.009	0.010	0.19	0.22	0.25
Lower Lead Width	Bţ	0.014	0.017	0.020	0.36	0.43	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."



Package Type: K04-056 8-Lead Plastic Small Outline (SM) - Medium, 208 mil

Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		8			8	
Overall Pack. Height	A	0.070	0.074	0.079	1.78	1.89	2.00
Shoulder Height	A1	0.037	0.042	0.048	0.94	1.08	1.21
Standoff	A2	0.002	0.005	0.009	0.05	0.14	0.22
Molded Package Length	D‡	0.200	0.205	0.210	5.08	5.21	5.33
Molded Package Width	E‡	0.203	0.208	0.213	5.16	5.28	5.41
Outside Dimension	E1	0.300	0.313	0.325	7.62	7.94	8.26
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	φ	0	48	3	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	с	0.008	0.009	0.010	0.19	0.22	0.25
Lower Lead Width	B†	0.014	0.017	0.020	0.36	0.43	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

Е w D 2 n 1 U t А A1 ı. A2 с B1р eВ В

Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		8			8	
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	В	0.016	0.018	0.020	0.41	0.46	0.51
Upper Lead Width	B1	0.050	0.055	0.060	1.27	1.40	1.52
Lead Thickness	с	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	А	0.145	0.165	0.185	3.68	4.19	4.70
Top of Body to Seating Plane	A1	0.103	0.123	0.143	2.62	3.12	3.63
Base to Seating Plane	A2	0.025	0.035	0.045	0.64	0.89	1.14
Tip to Seating Plane	L	0.130	0.140	0.150	3.30	3.56	3.81
Package Length	D	0.510	0.520	0.530	12.95	13.21	13.46
Package Width	E	0.280	0.290	0.300	7.11	7.37	7.62
Overall Row Spacing	eB	0.310	0.338	0.365	7.87	8.57	9.27
Window Diameter	W	0.161	0.166	0.171	4.09	4.22	4.34
Lid Length	Т	0.440	0.450	0.460	11.18	11.43	11.68
Lid Width	U	0.260	0.270	0.280	6.60	6.86	7.11

* Controlling Parameter.

PIC12C5XX

NOTES:

INDEX
Α
ALU
Applications
Architectural Overview
Assembler
MPASM Assembler
В
-
Block Diagram
On-Chip Reset Circuit
Timer0
TMR0/WDT Prescaler
Watchdog Timer
Brown-Out Protection Circuit
С
CAL0 bit
CAL1 bit
CAL2 bit
CAL3 bit
CALFST bit
CALSLW bit
Carry
Clocking Scheme
Code Protection
Configuration Bits
Configuration Word
D
DC and AC Characteristics75, 93
Development Support
Development Tools
Device Varieties
Digit Carry
E
-
EEPROM Peripheral Operation
Errata
F
Family of Devices5
Features1
FSR
Fuzzy Logic Dev. System (fuzzyTECH®-MP)61
1
•
I/O Interfacing
I/O Ports
I/O Programming Considerations
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator
ID Locations
INDF
Indirect Data Addressing20
Instruction Cycle 12
Instruction Flow/Pipelining12
Instruction Set Summary48
К
KeeLoq® Evaluation and Programming Tools
L
Loading of PC 19
Μ

M	
Memory Organization13	3
Data Memory14	ł
Program Memory 13	5
MPLAB Integrated Development Environment Software 61	

0
OPTION Register 17
OSC selection
OSCCAL Register
Oscillator Configurations
HS
LP
RC
XT
Р
Package Marking Information
Packaging Information
PICDEM-1 Low-Cost PICmicro Demo Board 60
PICDEM-2 Low-Cost PIC16CXX Demo Board
PICDEM-3 Low-Cost PIC16CXXX Demo Board
PICSTART® Plus Entry Level Development System 59 POR
Device Reset Timer (DRT) 35, 42
PD
Power-On Reset (POR)
TO
PORTA
Power-Down Mode
Prescaler
PRO MATE® II Universal Programmer
-
Q
Q cycles
R
RC Oscillator
Read Modify Write
Register File Map 14
Registers Special Function
Reset
Reset on Brown-Out
S
SEEVAL® Evaluation and Programming System
SLEEP
Software Simulator (MPLAB-SIM) 61
Special Features of the CPU 35
Special Function Registers
Stack
9 STATUS Register
T
Timer0
Switching Prescaler Assignment
Timer0 (TMR0) Module
TMR0 with External Clock
Timing Diagrams and Specifications 70, 86
Timing Parameter Symbology and Load Conditions 69, 85
TRIS Registers
W
Wake-up from SLEEP 45
Watchdog Timer (WDT) 35, 42
Period
Programming Considerations
WWW, On-Line Support 3
Z
Zero bit

ON-LINE SUPPORT

Microchip pr ovides on -line s upport on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web br owser, s uch as Nets cape or Microsoft Explorer. F iles a re al so a vailable f or F TP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Mi crochip web s ite is available by using y our favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. U sers may down load files for the latest Development Tools, Data Shee ts, Application Notes, User's Guides, Articles and Sample Programs. A variety of Mi crochip specific b usiness information is also available, including listings of Microchip sales offices, distributors and factory representatives. O ther data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgr ade Line provides system users a listing of the latest versions of all of Microchip's development systems s oftware products. Plus, this line provides information on how customers can receive any currently available upgr ade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

981103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.


READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager Total Pages Sent
RE:	Reader Response
From	n: Name
	Company
	Address
	City / State / ZIP / Country
Ann	Telephone:
	lication (optional):
vvou	Ild you like a reply?YN
Devi	ice: PIC12C5XX Literature Number: DS40139E
Que	stions:
1	What are the best features of this document?
2.	How does this document meet your hardware and software development needs?
3.	Do you find the organization of this data sheet easy to follow? If not, why?
4.	What additions to the data sheet do you think would enhance the structure and subject?
5.	What deletions from the data sheet could be made without affecting the overall usefulness?
6.	Is there any incorrect or misleading information (what and where)?
7	How would you improve this document?
7.	
8.	How would you improve our software, systems, and silicon products?
0.	

PIC12C5XX Product Identification System



Please contact your local sales office for exact ordering procedures.

Sales and Support:

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

NOTES:

NOTES:

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in t his pub lication r egarding dev ice applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No repr esentation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Mi crochip name and logo, the Microchip log o, FilterLab, KEELOQ, microID, MPLAB, PIC, PI Cmicro, PIC MASTER, PICSTART, PRO MATE, SE EVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Se rial Pr ogramming, ICSP, IC EPIC, microPort, Migratable M emory, M PASM, MP LIB, MP LINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rf PIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Micr ochip Technology I ncorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoq® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001

Tel: 972-818-7423 Fax: 972-818-2924 Detroit

Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

Z767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology C onsulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip T echnology C onsulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology C onsulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology C onsulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology C onsulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Gustav-Heinemann Ring 125

D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02