

## 25-Bit 1:1 or 14-Bit 1:2 Configurable Registered Buffer

### Features

- PI74 SSTU32864 is designed for low-voltage operation,  $V_{DD} = 1.8V$
- Supports Low Power Standby Operation
- All Inputs are SSTL\_18 Compatible, except  $\overline{RST}$ , C0, C1, which are LVC MOS.
- Output drivers are optimized to drive DDR-II DIMM loads
- Designed for DDR Memory
- Packaging (Pb-free & Green available):  
-96 Ball LFBGA (NB)

### Description

Pericom Semiconductor's PI74SSTU32864 logic circuit is produced using advanced CMOS technology. This 25-Bit 1:1 or 14-Bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V  $V_{DD}$  operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL\_18. The control inputs are LVC MOS. All outputs are 1.8V LVC MOS drivers that have been optimized to drive the DDR-II DIMM load.

The SSTU32864 operates from a differential clock (CK and  $\overline{CK}$ ). Data is registered at the crossing of CK going high, and  $\overline{CK}$  going low.

The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when LOW) to B configuration (when HIGH). The C1 input controls the pinout configuration for 25-Bit 1:1 (when LOW) to 14-Bit 1:2 (when HIGH).

The device supports low-power standby operation. When the reset input ( $\overline{RST}$ ) is low, the differential input receivers are disabled and undriven (floating) data, clock and reference voltage ( $V_{REF}$ ) inputs are allowed. In addition, when  $\overline{RST}$  is low, all registers are reset, and all outputs are forced low. The LVC MOS  $\overline{RST}$  and Cn inputs must always be held at a valid logic high or low level.


To ensure defined outputs from the register before a stable clock has been supplied,  $\overline{RST}$  must be held in the low state during power up.

In the DDR-II RDIMM application,  $\overline{RST}$  is specified to be completely asynchronous with respect to CK and  $\overline{CK}$ . Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers.

As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of  $\overline{RST}$  until the input receivers are fully enabled, the design of the SSTU32864 must ensure that the outputs remain low, thus ensuring no glitches on the output.

The device monitors both  $\overline{DCS}$  and  $\overline{CSR}$  inputs and will gate the Qn outputs from changing states when both  $\overline{DCS}$  and  $\overline{CSR}$  inputs are high. If either  $\overline{DCS}$  or  $\overline{CSR}$  input is low, the Qn outputs will function normally. The  $\overline{RST}$  input has priority over the  $\overline{DCS}$  and  $\overline{CSR}$  control will force the outputs low. If the  $\overline{DCS}$  control functionality is not desired, then the CSR input can be hardwired to ground, in which case, the set-up time requirement for  $\overline{DCS}$  would be the same as for the other D data inputs.

### Block Diagram 1:2 Mode (Positive Logic)



**Pin Configuration 1:1 Register (C0 = 0, C1 = 0)**


|          | 1                      | 2                       | 3                | 4               | 5                       | 6   |
|----------|------------------------|-------------------------|------------------|-----------------|-------------------------|-----|
| <b>A</b> | DCKE                   | NC                      | V <sub>REF</sub> | V <sub>DD</sub> | QCKE                    | NC  |
| <b>B</b> | D2                     | D15                     | GND              | GND             | Q2                      | Q15 |
| <b>C</b> | D3                     | D16                     | V <sub>DD</sub>  | V <sub>DD</sub> | Q3                      | Q15 |
| <b>D</b> | DODT                   | NC                      | GND              | GND             | QODT                    | NC  |
| <b>E</b> | D5                     | D17                     | V <sub>DD</sub>  | V <sub>DD</sub> | Q5                      | Q17 |
| <b>F</b> | D6                     | D18                     | GND              | GND             | Q6                      | Q18 |
| <b>G</b> | NC                     | $\overline{\text{RST}}$ | V <sub>DD</sub>  | V <sub>DD</sub> | C1                      | C0  |
| <b>H</b> | CK                     | $\overline{\text{DCS}}$ | GND              | GND             | $\overline{\text{QCS}}$ | NC  |
| <b>J</b> | $\overline{\text{CK}}$ | $\overline{\text{CSR}}$ | V <sub>DD</sub>  | V <sub>DD</sub> | ZOH                     | ZOL |
| <b>K</b> | D8                     | D19                     | GND              | GND             | Q8                      | Q19 |
| <b>L</b> | D9                     | D20                     | V <sub>DD</sub>  | V <sub>DD</sub> | Q9                      | Q20 |
| <b>M</b> | D10                    | D21                     | GND              | GND             | Q10                     | Q21 |
| <b>N</b> | D11                    | D22                     | V <sub>DD</sub>  | V <sub>DD</sub> | Q11                     | Q22 |
| <b>P</b> | D12                    | D23                     | GND              | GND             | Q12                     | Q23 |
| <b>R</b> | D13                    | D24                     | V <sub>DD</sub>  | V <sub>DD</sub> | Q13                     | Q24 |
| <b>T</b> | D14                    | D25                     | V <sub>REF</sub> | V <sub>DD</sub> | Q14                     | Q25 |

**Pin Configuration 1:2 Register (C0 = 0, C1 = 1)**

|          | 1                      | 2                       | 3                | 4               | 5                        | 6                        |
|----------|------------------------|-------------------------|------------------|-----------------|--------------------------|--------------------------|
| <b>A</b> | DCKE                   | NC                      | V <sub>REF</sub> | V <sub>DD</sub> | QCKEA                    | QCKEB                    |
| <b>B</b> | D2                     | NC                      | GND              | GND             | Q2A                      | Q2B                      |
| <b>C</b> | D3                     | NC                      | V <sub>DD</sub>  | V <sub>DD</sub> | Q3A                      | QODTB                    |
| <b>D</b> | DODT                   | NC                      | GND              | GND             | QODTA                    | Q4B                      |
| <b>E</b> | D5                     | NC                      | V <sub>DD</sub>  | V <sub>DD</sub> | Q5A                      | Q5B                      |
| <b>F</b> | D6                     | NC                      | GND              | GND             | Q6A                      | Q6B                      |
| <b>G</b> | NC                     | $\overline{\text{RST}}$ | V <sub>DD</sub>  | V <sub>DD</sub> | C1                       | C0                       |
| <b>H</b> | CK                     | $\overline{\text{DCS}}$ | GND              | GND             | $\overline{\text{QCSA}}$ | $\overline{\text{QCSB}}$ |
| <b>J</b> | $\overline{\text{CK}}$ | $\overline{\text{CSR}}$ | V <sub>DD</sub>  | V <sub>DD</sub> | ZOH                      | ZOL                      |
| <b>K</b> | D8                     | NC                      | GND              | GND             | Q8A                      | Q8B                      |
| <b>L</b> | D9                     | NC                      | V <sub>DD</sub>  | V <sub>DD</sub> | Q9A                      | Q9B                      |
| <b>M</b> | D10                    | NC                      | GND              | GND             | Q10A                     | Q10B                     |
| <b>N</b> | D11                    | NC                      | V <sub>DD</sub>  | V <sub>DD</sub> | Q11A                     | Q11B                     |
| <b>P</b> | D12                    | NC                      | GND              | GND             | Q12A                     | Q12B                     |
| <b>R</b> | D13                    | NC                      | V <sub>DD</sub>  | V <sub>DD</sub> | Q13A                     | Q13B                     |
| <b>T</b> | D14                    | NC                      | V <sub>REF</sub> | V <sub>DD</sub> | Q14A                     | Q14B                     |

**Pin Configuration 1:2 Register (C0 = 1, C1 = 1)**

|          | 1                      | 2                       | 3                | 4               | 5                        | 6                        |
|----------|------------------------|-------------------------|------------------|-----------------|--------------------------|--------------------------|
| <b>A</b> | D1                     | NC                      | V <sub>REF</sub> | V <sub>DD</sub> | Q1A                      | QB                       |
| <b>B</b> | D2                     | NC                      | GND              | GND             | Q2A                      | Q2B                      |
| <b>C</b> | D3                     | NC                      | V <sub>DD</sub>  | V <sub>DD</sub> | Q3A                      | Q3B                      |
| <b>D</b> | D4                     | NC                      | GND              | GND             | Q4A                      | Q4B                      |
| <b>E</b> | D5                     | NC                      | V <sub>DD</sub>  | V <sub>DD</sub> | Q5A                      | Q5B                      |
| <b>F</b> | D6                     | NC                      | GND              | GND             | Q6A                      | Q6B                      |
| <b>G</b> | NC                     | $\overline{\text{RST}}$ | V <sub>DD</sub>  | V <sub>DD</sub> | C1                       | C0                       |
| <b>H</b> | CK                     | $\overline{\text{DCS}}$ | GND              | GND             | $\overline{\text{QCSA}}$ | $\overline{\text{QCSB}}$ |
| <b>J</b> | $\overline{\text{CK}}$ | $\overline{\text{CSR}}$ | V <sub>DD</sub>  | V <sub>DD</sub> | ZOH                      | ZOL                      |
| <b>K</b> | D8                     | NC                      | GND              | GND             | Q8A                      | Q8B                      |
| <b>L</b> | D9                     | NC                      | V <sub>DD</sub>  | V <sub>DD</sub> | Q9A                      | Q9B                      |
| <b>M</b> | D10                    | NC                      | GND              | GND             | Q10A                     | Q10B                     |
| <b>N</b> | DODT                   | NC                      | V <sub>DD</sub>  | V <sub>DD</sub> | QODTA                    | QODTB                    |
| <b>P</b> | D12                    | NC                      | GND              | GND             | Q12A                     | Q12B                     |
| <b>R</b> | D13                    | NC                      | V <sub>DD</sub>  | V <sub>DD</sub> | Q13A                     | Q13B                     |
| <b>T</b> | DCKE                   | NC                      | V <sub>REF</sub> | V <sub>DD</sub> | QCKEA                    | QCKEB                    |

**NB 96-ball LFBGA (MO-205CC) Top View**


**Terminal Functions**

| Name                                              | Description                                                                                                               | Characteristics          |
|---------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------|--------------------------|
| GND                                               | Ground                                                                                                                    | Ground Input             |
| V <sub>DD</sub>                                   | Power Supply                                                                                                              | 1.8V nominal             |
| V <sub>REF</sub>                                  | Input Reference Voltage                                                                                                   | 0.9V nominal             |
| Z <sub>OH</sub>                                   | Reserved for future use                                                                                                   | Input                    |
| Z <sub>OL</sub>                                   | Reserved for future use                                                                                                   | Input                    |
| CK                                                | Positive master clock input                                                                                               | Differential Clock input |
| $\overline{\text{CK}}$                            | Negative master clock input                                                                                               | Differential Clock input |
| C0, C1                                            | Configuration control inputs                                                                                              | LVC MOS inputs           |
| RST                                               | Asynchronous reset input - resets registers and disables V <sub>REF</sub> data and clock differential - input receivers   | LVC MOS inputs           |
| $\overline{\text{CSR}}$ , $\overline{\text{DCS}}$ | Chip select inputs disables D1-D24 outputs switching when both inputs are high                                            | SSTL_18 input            |
| D1, D25                                           | Data input - clocked in on the crossing of the rising edge of CK and the falling edge of $\overline{\text{CK}}$           | SSTL_18 input            |
| DODT                                              | The outputs of this register bit will not be suspended by the $\overline{\text{DCS}}$ and $\overline{\text{CSR}}$ control | SSTL_18 input            |
| DCKE                                              | The outputs of this register bit will not be suspended by the $\overline{\text{DCS}}$ and $\overline{\text{CSR}}$ control | SSTL_18 input            |
| Q1-Q25                                            | Data outputs that are suspended by the $\overline{\text{DCS}}$ and $\overline{\text{CSR}}$ control                        | 1.8V CMOS                |
| $\overline{\text{QCS}}$                           | Data output that will not be suspended by the $\overline{\text{DCS}}$ and $\overline{\text{CSR}}$ control                 | 1.8V CMOS                |
| QODT                                              | Data output that will not be suspended by the $\overline{\text{DCS}}$ and $\overline{\text{CSR}}$ control                 | 1.8V CMOS                |
| QCKE                                              | Data output that will not be suspended by the $\overline{\text{DCS}}$ and $\overline{\text{CSR}}$ control                 | 1.8V CMOS                |

**Function Table (each flip flop)**

| Inputs                  |                         |                         |               |                        |                | Outputs |                         |            |
|-------------------------|-------------------------|-------------------------|---------------|------------------------|----------------|---------|-------------------------|------------|
| $\overline{\text{RST}}$ | $\overline{\text{DCS}}$ | $\overline{\text{CSR}}$ | CK            | $\overline{\text{CK}}$ | Dn, DODT, DCKE | Qn      | $\overline{\text{QCS}}$ | QODT, QCKE |
| H                       | L                       | L                       | ↑             | ↓                      | L              | L       | L                       | L          |
| H                       | L                       | L                       | ↑             | ↓                      | H              | H       | L                       | H          |
| H                       | L                       | L                       | L or H        | L or H                 | X              | Q0      | Q0                      | Q0         |
| H                       | L                       | H                       | ↑             | ↓                      | L              | L       | L                       | L          |
| H                       | L                       | H                       | ↑             | ↓                      | H              | H       | L                       | H          |
| H                       | L                       | H                       | L or H        | L or H                 | X              | Q0      | Q0                      | Q0         |
| H                       | H                       | L                       | ↑             | ↓                      | L              | L       | H                       | L          |
| H                       | H                       | L                       | ↑             | ↓                      | H              | H       | H                       | H          |
| H                       | H                       | L                       | L or H        | L or H                 | X              | Q0      | Q0                      | Q0         |
| H                       | H                       | H                       | ↑             | ↓                      | L              | Q0      | H                       | L          |
| H                       | H                       | H                       | ↑             | ↓                      | H              | Q0      | H                       | H          |
| H                       | H                       | H                       | L or H        | L or H                 | X              | Q0      | Q0                      | Q0         |
| L                       | X or floating           | X or floating           | X or floating | X or floating          | X or floating  | L       | L                       | L          |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

|                                                                     |                          |
|---------------------------------------------------------------------|--------------------------|
| Storage Temperature .....                                           | -65°C to +150°C          |
| Supply Voltage Range, $V_{DD}$ .....                                | -0.5V to 2.5V            |
| Input Voltage Range, $V_I$ : (See Notes 2 and 3): .....             | -0.5V to 2.5V            |
| Output Voltage Range, $V_O$ (See Notes 2 and 3)....                 | -0.5V to $V_{DD} + 0.5V$ |
| Input Clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I = V_{DD}$ ) ..... | -50mA                    |
| Output Clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )..... | ±50mA                    |
| Continuous Output Current, $I_O$ ( $V_O = 0$ to $V_{DD}$ ) .....    | ±50mA                    |
| Continuous Current through each $V_{DD}$ or GND.....                | ±100mA                   |

### Notes:

1. Stresses greater than those listed under MAXIMUM RAINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. This value is limited to 2.5V maximum

## Recommended Operating Conditions<sup>(1)</sup>

| Parameters       | Description                    |                              | Min.                   | Nom.                   | Max.                    | Units |
|------------------|--------------------------------|------------------------------|------------------------|------------------------|-------------------------|-------|
| V <sub>DD</sub>  | Supply Voltage                 |                              | 1.7                    |                        | 1.9                     | V     |
| V <sub>REF</sub> | Reference Voltage              |                              | 0.49 x V <sub>DD</sub> | 0.50 x V <sub>DD</sub> | 0.51 x V <sub>DD</sub>  |       |
| V <sub>TT</sub>  | Termination Voltage            |                              | V <sub>REF</sub> -40mA | V <sub>REF</sub>       | V <sub>REF</sub> -40mA  |       |
| V <sub>I</sub>   | Input Voltage                  |                              | 0                      |                        | V <sub>DD</sub>         |       |
| V <sub>IH</sub>  | AC High - Level Input Voltage  | Data Inputs                  | V <sub>REF</sub> 250mV |                        |                         |       |
| V <sub>IL</sub>  | AC Low- Level Input Voltage    |                              |                        |                        | V <sub>REF</sub> -250mV |       |
| V <sub>IH</sub>  | DC High - Level Input Voltage  |                              | V <sub>REF</sub> 125mV |                        |                         |       |
| V <sub>IL</sub>  | DC Low- Level Input Voltage    |                              |                        |                        | V <sub>REF</sub> -125mV |       |
| V <sub>IH</sub>  | High Level Input Voltage       | $\overline{\text{RST}}$ , CN | 0.65 x V <sub>DD</sub> |                        |                         |       |
| V <sub>IL</sub>  | Low Level Input Voltage        |                              |                        |                        | 0.35 x V <sub>DD</sub>  |       |
| V <sub>ICR</sub> | Common-mode input Voltage      | CK, $\overline{\text{CK}}$   | 0.675                  |                        | 1.125                   |       |
| V <sub>ID</sub>  | Differential Input Voltage     |                              | 600                    |                        |                         | mV    |
| I <sub>OH</sub>  | High-Level Output Current      |                              |                        |                        | -8                      | mA    |
| I <sub>OL</sub>  | Low-Level Output Current       |                              |                        |                        | -8                      |       |
| T <sub>A</sub>   | Operating Free-air Temperature |                              | 0                      |                        | 70                      | °C    |

### Notes:

1. The  $\overline{RST}$  and  $Cn$  inputs of the device must be held at valid levels (not floating) to ensure proper device operation. The differential inputs must not be floating, unless  $\overline{RST}$  is low.

**Electrical Characteristics** Over Recommended Operating Free Air Temperature range

| Parameters       | Description                                       | Test Conditions                                                                                                                                                                                                                                      |                    | V <sub>DD</sub> | Min. | Nom. | Max. | Units                    |
|------------------|---------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|-----------------|------|------|------|--------------------------|
| V <sub>OH</sub>  |                                                   | I <sub>OH</sub> = -6 mA                                                                                                                                                                                                                              |                    | 1.7V            | 1.2  |      |      | V                        |
| V <sub>OL</sub>  |                                                   | I <sub>OL</sub> = 6 mA                                                                                                                                                                                                                               |                    | 1.7V            |      |      | 0.5  |                          |
| I <sub>I</sub>   | All inputs                                        | V <sub>I</sub> = V <sub>DD</sub> or GND                                                                                                                                                                                                              |                    |                 |      |      | ±5   | μA                       |
| I <sub>DD</sub>  | Static Stand-by                                   | $\overline{\text{RST}}$ = GND                                                                                                                                                                                                                        | I <sub>O</sub> = 0 | 1.9V            |      |      | 100  |                          |
|                  | Static Operating                                  | $\overline{\text{RST}}$ = V <sub>DD</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub>                                                                                                                                              |                    |                 |      |      | 40   | mA                       |
| I <sub>DDD</sub> | Dynamic Operating Clock only                      | $\overline{\text{RST}}$ = V <sub>DD</sub> , V <sub>I</sub> = $\overline{\text{V}}_{\text{IH(AC)}}$ , or V <sub>IL(AC)</sub> CK and CK switching 50% duty cycle                                                                                       |                    | 1.8V            | 28   |      |      | μA/ clock MHz            |
|                  | Dynamic Operating - per each data input, 1:1 mode | $\overline{\text{RST}}$ = V <sub>DD</sub> , V <sub>I</sub> = $\overline{\text{V}}_{\text{IH(AC)}}$ , or V <sub>IL(AC)</sub> CK and $\overline{\text{CK}}$ switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle |                    |                 | 18   |      |      | μA/ clock MHz data input |
|                  | Dynamic Operating - per each data input, 1:2 mode | $\overline{\text{RST}}$ = V <sub>DD</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> , or V <sub>IL(AC)</sub> CK and $\overline{\text{CK}}$ switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle                   |                    |                 | 36   |      |      |                          |
| C <sub>I</sub>   | Data inputsp                                      | V <sub>I</sub> = V <sub>REF</sub> ±250mV                                                                                                                                                                                                             |                    |                 | 2.5  |      | 3.5  | pF                       |
|                  | CK and $\overline{\text{CK}}$                     | V <sub>ICR</sub> = 0.9V, V <sub>ID</sub> = 600mV                                                                                                                                                                                                     |                    |                 | 2    |      | 3    |                          |
|                  | $\overline{\text{RST}}$                           | V <sub>I</sub> = V <sub>DD</sub> or GND                                                                                                                                                                                                              |                    |                 |      | 2.5  |      |                          |

**Notes:**

- The vendor must supply this value for full device description.

**Timing Requirements** Over Recommended Operating Free Air Temperature range (See Figure 1)

| Parameter                         | Description                                              | Min.                                                                                                       | Max | Units |
|-----------------------------------|----------------------------------------------------------|------------------------------------------------------------------------------------------------------------|-----|-------|
| f <sub>clock</sub>                | Clock frequency                                          |                                                                                                            | 270 | MHz   |
| t <sub>w</sub>                    | Pulse Duration, CK, $\overline{\text{CK}}$ , High or low | 1                                                                                                          |     | ns    |
| t <sub>act</sub> <sup>(1)</sup>   | Differential inputs active time <sup>(1)</sup>           |                                                                                                            | 10  |       |
| t <sub>inact</sub> <sup>(1)</sup> | Differential inputs inactive time <sup>(2)</sup>         |                                                                                                            | 15  |       |
| t <sub>su</sub>                   | Setup time                                               | D $\overline{\text{CS}}$ before CK↑, $\overline{\text{CK}}$ ↓, $\overline{\text{CSR}}$ high                | 0.7 |       |
|                                   |                                                          | D $\overline{\text{CS}}$ before CK↑, $\overline{\text{CK}}$ ↓, $\overline{\text{CSR}}$ low                 | 0.5 |       |
|                                   |                                                          | $\overline{\text{CSR}}$ DODT, CKE and data before $\overline{\text{CK}}$ ↑, CK↓                            | 0.5 |       |
| t <sub>h</sub>                    | Hold Time                                                | D $\overline{\text{CS}}$ , $\overline{\text{CSR}}$ DODT, CKE and data before CK↑, $\overline{\text{CK}}$ ↓ | 0.5 |       |

**Notes**

- This parameter is not necessarily production tested.
- Data and V<sub>REF</sub> inputs must be a low minimum time of t<sub>act</sub> max, after RST is taken high.
- Data and clock inputs must be held at valid levels (not floating) a minimum time of t<sub>inact</sub> max after RST is taken low.

**Switching Characteristics** Over Recommended Operating Free Air Temperature range (See Figure 1)

| Parameters                                                | From<br>(Input)        | To<br>(Output) | $V_{DD} = 1.8V \pm 0.1V$ |                     | Units |
|-----------------------------------------------------------|------------------------|----------------|--------------------------|---------------------|-------|
|                                                           |                        |                | Min.                     | Max.                |       |
| $f_{max}$                                                 |                        |                | 270                      |                     | MHz   |
| $t_{pdm}$                                                 | CK and $\overline{CK}$ | Q              | 1.41 <sup>(3)</sup>      | 2.15 <sup>(3)</sup> | ns    |
| $t_{pdmss}$<br>(simultaneous switching) <sup>(1, 2)</sup> | CK and $\overline{CK}$ | Q              |                          | 2.35 <sup>(3)</sup> |       |
| $t_{RPHL}$                                                | $\overline{RST}$       | Q              | 0                        | 3                   |       |

**Note:**

1. Includes 350ps test load transmission-line delay.
2. This parameter is not necessarily production tested.
3. For reference only. Final values to be determined.


**Output Edge Rates** Over Recommended Operating Free Air Temperature range (See Figure 2)

| Parameters    | $V_{DD} = 1.8V \pm 0.1V$ |      | Units |
|---------------|--------------------------|------|-------|
|               | Min.                     | Max. |       |
| $dV/dt_r$     | 1                        | 4    | V/ns  |
| $dV/dt_f$     | 1                        | 4    |       |
| $dV/dt^{(1)}$ |                          | 1    |       |

**Notes:**

1. Difference between  $dV/dt_r$  (rising edge rate) and  $dV/dt_f$  (falling edge rate).


## Test Circuit and Switching Waveforms




**Figure 1. Parameter Measurement Information ( $V_{DD} = 1.8V \pm 0.1V$ )**

### Notes:


1.  $C_L$  includes probe and jig capacitance
2.  $I_{DD}$  tested with clock and data inputs held at  $V_{DD}$  or GND and  $I_O = 0mA$
3. All input pulses are supplied by generators having the following characteristics: Pulse Repetition Rate  $\geq 10$  MHz,  $Z_O = 50\Omega$ , input slew rate =  $1V/ns \pm 20\%$  (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5.  $V_{REF} = V_{DD}/2$
6.  $V_{IH} = V_{REF} + 250mV$  (ac voltage levels) for differential inputs.  $V_{IH} = V_{DD}$  for LVC MOS input.
7.  $V_{IL} = V_{REF} - 250mV$  (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVC MOS input.
8.  $V_{ID} = 600mV$
9.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pdm}$ .




**Load Circuit -High -to- Low Slew Rate Measurement**



**Voltage Waveforms - High -to- Low Slew Rate Measurement**



**Load Circuit - Low -to- High Slew Rate Measurement**




**Voltage Waveforms - Low -to- High Slew Rate Measurement**

**Figure 2. Output Slew-Rate Measurement Information ( $V_{DD} = 1.8V \pm 0.1V$ )**

**Notes:**

1.  $C_L$  includes probe and jig capacitance
2. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{MHz}$ ,  $ZO = 50\Omega$ , input slew rate =  $1\text{ V/ns} \pm 20\%$  (unless otherwise specified).

**Packaging Mechanical: 96-ball LFBGA (NB)**

**Ordering Information**

| Ordering Code    | Package Code | Package Type                   |
|------------------|--------------|--------------------------------|
| PI74SSTU32864NB  | NB           | 96-Ball LFBGA                  |
| PI74SSTU32864NBE | NB           | Pb-free & Green, 96-Ball LFBGA |

**Notes:**

- Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
- Number of Transistors = TBD