Fast CMOS 8-Input Multiplexer

Product Features:

- PI74FCT151/251/2151T is pin compatible with bipolar FASTTM Series at a higher speed and lower power consumption
- 25Ω series resistor on all outputs (FCT2xxx Only)
- TTL input and output levels
- · Extremely low static power
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to +85°C
- Packages available:
 - 16-pin 150-mil wide plastic QSOP(Q)
 - 16-pin 300-mil wide plastic SOIC (S)
 - 16-pin 150-mil wide plastic SOIC (W)

Product Description:


Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades.

The PI74FCT151T, PI74FCT251T, and PI74FCT2151T are high-speed 8-input multiplexers. They select one bit from a source of eight under the control of three select inputs. Both assertion and negation outputs are provided.

The PI74FCT151/2151T has a common, active-LOW, Enable input (\overline{E}) . When \overline{E} is LOW, data from one of eight inputs is directed to the complementary outputs based on the 3-bit code applied to the Select (S0-S2) inputs. The PI74FCT151/2151T can be used as a data routing device from one of eight sources.

The PI74FCT251T has a common Active-LOW Output Enable (\overline{OE}) input. When \overline{OE} is LOW, data from one of eight inputs is directed to the complementary outputs. When \overline{OE} is HIGH, both outputs are switched to a high-impedance state allowing multiplexer expansion by tying several outputs together.

Logic Block Diagram






Product Pin Description

Pin Name	Description
I0-I7	Data Inputs
S0-S2	Select Inputs
$\overline{\mathrm{E}}$	Enable Input (Active LOW) FCT151/2151T
ŌĒ	Output Enable (Active LOW) FCT251T
Z	Data Output
\overline{Z}	Inverted Data Output
GND	Ground
Vcc	Power

PI74FCT151/2151T Product Pin Configuration



^{*} $\overline{\mathsf{E}}$ for 151/2151 only, $\overline{\mathsf{OE}}$ for 251 only

Truth Table(1)

	Ir	Out	puts		
S2	S1	So	$\overline{\mathbf{E}}/\overline{\mathbf{OE}}^{(2)}$	Z	$\overline{\mathbf{Z}}$
X	X	X	Н	$L^{(3)}$	H ⁽³⁾
X	X	X	Н	$Z^{(4)}$	$\mathbf{Z}^{(4)}$
L	L	L	L	Io	Īo
L	L	Н	L	I1	Ī1
L	Н	L	L	I2	$\overline{\text{I}2}$
L	Н	Н	L	I3	I 3
Н	L	L	L	I 4	$\overline{\mathrm{I}_{4}}$
Н	L	Н	L	I5	<u>I5</u>
Н	Н	L	L	I6	<u> </u>
Н	Н	Н	L	I 7	<u>T</u> 7

Notes:

- 1. \overline{E} for 151/2151, \overline{OE} for 251.
- 2. H = High Voltage Level
 - L = Low Voltage Level
 - X = Don't Care
 - Z = High Impedance
- 3. 151/2151 ONLY.
- 4. 251 ONLY.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	–0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	–0.5V to +7.0V
DC Input Voltage	–0.5V to +7.0V
DC Output Current	120mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, $VCC = 5V \pm 5\%$)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
Voh	Output HIGH Voltage	VCC = Min., VIN = VIH or VIL	$V_{CC} = Min., V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -15.0 \text{ mA}$		3.0		V
Vol	Output LOW Current	VCC = Min., VIN = VIH or VIL	IoL = 48 mA		0.3	0.50	V
Vol	Output LOW Current	$V_{CC} = Min., V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 12 \text{ mA}$ $(25\Omega \text{ series})$			0.3	0.50	V
VIH	Input HIGH Voltage	Guaranteed Logic HIGH Level	2.0			V	
VIL	Input LOW Voltage	Guaranteed Logic LOW Level			0.8	V	
In	Input HIGH Current	Vcc=Max.	V _{IN} =V _{CC}			1	μΑ
InL	Input LOW Current	Vcc = Max.	CC = Max. VIN = GND			-1	μΑ
Іохн	High Impedance	Vcc = Max.	Vout=2.7V			1	μA
Iozl	Output Current		Vout=0.5V			-1	μA
Vik	Clamp Diode Voltage	$V_{CC} = Min., I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V
Ios	Short Circuit Current	Vcc=Max. ⁽³⁾ , Vout=GND	-60	-120		mA	
Ioff	Power Down Disable	Vcc=GND, Vout=4.5V			_	100	μΑ
VH	Input Hysteresis				200		mV

Capacitance ($T_A = 25^{\circ}C$, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Тур	Max.	Units
Cin	Input Capacitance	$V_{IN} = 0V$	6	10	pF
Соит	Output Capacitance	$V_{OUT} = 0V$	8	12	pF

Notes:

- 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, $+25^{\circ}C$ ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. This parameter is determined by device characterization but is not production tested.



Power Supply Characteristics

Parameters	Description	Test Condition	$\mathbf{s}^{(1)}$	Min.	$Typ^{(2)}$	Max.	Units
Icc	Quiescent Power Supply Current	Vcc = Max.	VIN = GND or VCC		0.1	500	μА
ΔΙcc	Supply Current per Input @ TTL HIGH	Vcc = Max.	$V_{IN} = 3.4V^{(3)}$		0.5	2.0	mA
Іссь	Supply Current per Input per MHz ⁽⁴⁾	$V_{CC} = Max.,$ Outputs Open \overline{E} or $\overline{OE} = GND$ One Bit Toggling 50% Duty Cycle	Vin = Vcc Vin = GND		0.15	0.25	mA/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max., Outputs Open fi = 10 MHz	$\begin{aligned} V_{IN} &= V_{CC} \\ V_{IN} &= GND \end{aligned}$		3.2	6.5 ⁽⁵⁾	mA
		50% Duty Cycle \overline{E} or $\overline{OE} = GND$ One Bit Toggling	Vin = 3.4V Vin = GND		3.5	7.5 ⁽⁵⁾	

Notes:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
- 2. Typical values are at Vcc = 5.0V, $+25^{\circ}C$ ambient.
- 3. Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2 + fiNi)$
 - Icc = Quiescent Current
 - Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - N_T = Number of TTL Inputs at D_H
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - fi = Input Frequency
 - $N_I = Number of Inputs at fi$
 - All currents are in milliamps and all frequencies are in megahertz.

PS2028A 03/11/96



PI74FCT151/2151T Switching Characteristics over Operating Range

			151T/2151T		151AT/	2151AT	151CT/	2151CT	
			Co	m.	Com.		Com.		
Parameters	Description	Conditions ⁽¹⁾	Min	Max	Min	Max	Min	Max	Unit
tPLH	Propagation Delay	CL = 50 pF	1.5	9.0	1.5	6.6	1.5	5.6	ns
tphl	Sn to \overline{Z}	$R_L = 500\Omega$							
tplh	Propagation Delay		1.5	10.5	1.5	6.8	1.5	5.8	ns
tphl	Sn to Z								
tplh	Propagation Delay		1.5	7.0	1.5	5.6	1.5	4.8	ns
tphl	\overline{E} to \overline{Z}								
tplh	Propagation Delay		1.5	9.5	1.5	5.8	1.5	5.0	ns
tphl	\overline{E} to Z								
tplh	Propagation Delay		1.5	6.5	1.5	5.2	1.5	4.4	ns
tphl	In to \overline{Z}								
tplh	Propagation Delay		1.5	7.5	1.5	5.5	1.5	4.7	ns
tphl	In to Z								

PI74FCT251T Switching Characteristics over Operating Range

			251T Com.		251	IAT	251	1CT	
					Com.		Com.		
Parameters	Description	Conditions ⁽¹⁾	Min	Max	Min	Max	Min	Max	Unit
tplh	Propagation Delay	$C_L = 50 \text{ pF}$	1.5	9.0	1.5	6.6	1.5	5.6	ns
tphl	Sn to \overline{Z}	$RL = 500\Omega$							
tplh	Propagation Delay		1.5	11.0	1.5	6.8	1.5	5.8	ns
tphl	Sn to Z								
tplh	Propagation Delay		1.5	7.0	1.5	5.2	1.5	4.4	ns
tphl	In to \overline{Z}								
tplh	Propagation Delay		1.5	7.0	1.5	5.5	1.5	4.7	ns
tphl	In to Z								
tpzh	Output Enable Time		1.5	9.0	1.5	6.7	1.5	5.7	ns
tPZL	\overline{OE} to \overline{Z}								
tphz	Output Disable Time(3)		1.5	7.5	1.5	6.0	1.5	5.0	ns
tPLZ	\overline{OE} to \overline{Z}								
tpzh	Output Enable Time		1.5	9.0	1.5	6.7	1.5	5.7	ns
tPZL	OE to Z								
tphz	Output Disable Time(3)		1.5	7.0	1.5	6.0	1.5	5.0	ns
tPLZ	OE to Z								

Notes:

- 1. See test circuit and wave forms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. This parameter is guaranteed but not production tested.