

Fast CMOS 8-Input Multiplexer

Product Features:

- PI74FCT151/251/2151T is pin compatible with bipolar FAST™ Series at a higher speed and lower power consumption
- 25Ω series resistor on all outputs (FCT2xxx Only)
- TTL input and output levels
- Extremely low static power
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to +85°C
- Packages available:
 - 16-pin 150-mil wide plastic QSOP (Q)
 - 16-pin 300-mil wide plastic SOIC (S)
 - 16-pin 150-mil wide plastic SOIC (W)

Product Description:


Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades.

The PI74FCT151T, PI74FCT251T, and PI74FCT2151T are high-speed 8-input multiplexers. They select one bit from a source of eight under the control of three select inputs. Both assertion and negation outputs are provided.

The PI74FCT151/2151T has a common, active-LOW, Enable input (\bar{E}). When \bar{E} is LOW, data from one of eight inputs is directed to the complementary outputs based on the 3-bit code applied to the Select (S_0 - S_2) inputs. The PI74FCT151/2151T can be used as a data routing device from one of eight sources.

The PI74FCT251T has a common Active-LOW Output Enable (\bar{OE}) input. When \bar{OE} is LOW, data from one of eight inputs is directed to the complementary outputs. When \bar{OE} is HIGH, both outputs are switched to a high-impedance state allowing multiplexer expansion by tying several outputs together.

Logic Block Diagram




Product Pin Description

Pin Name	Description
I0-I7	Data Inputs
S0-S2	Select Inputs
\overline{E}	Enable Input (Active LOW) FCT151/2151T
\overline{OE}	Output Enable (Active LOW) FCT251T
Z	Data Output
\overline{Z}	Inverted Data Output
GND	Ground
Vcc	Power

Truth Table⁽¹⁾

Inputs				Outputs	
S2	S1	S0	$\overline{E/OE}^{(2)}$	Z	\overline{Z}
X	X	X	H	L ⁽³⁾	H ⁽³⁾
X	X	X	H	Z ⁽⁴⁾	Z ⁽⁴⁾
L	L	L	L	I0	$\overline{I0}$
L	L	H	L	I1	$\overline{I1}$
L	H	L	L	I2	$\overline{I2}$
L	H	H	L	I3	$\overline{I3}$
H	L	L	L	I4	$\overline{I4}$
H	L	H	L	I5	$\overline{I5}$
H	H	L	L	I6	$\overline{I6}$
H	H	H	L	I7	$\overline{I7}$

PI74FCT151/2151T Product Pin Configuration



Notes:

- \overline{E} for 151/2151, \overline{OE} for 251.
- H = High Voltage Level
L = Low Voltage Level
X = Don't Care
Z = High Impedance
- 151/2151 ONLY.
- 251 ONLY.

* \overline{E} for 151/2151 only, \overline{OE} for 251 only

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 5V ± 5%)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
VOH	Output HIGH Voltage	VCC = Min., VIN = VIH or VIL	IOH = -15.0 mA	2.4	3.0		V
VOL	Output LOW Current	VCC = Min., VIN = VIH or VIL	IOL = 48 mA		0.3	0.50	V
VOL	Output LOW Current	VCC = Min., VIN = VIH or VIL	IOL = 12 mA (25Ω series)		0.3	0.50	V
VIH	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
VIL	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
IIH	Input HIGH Current	VCC = Max.	VIN = VCC			1	μA
IIL	Input LOW Current	VCC = Max.	VIN = GND			-1	μA
IOZH	High Impedance	VCC = Max.	VOU = 2.7V			1	μA
IOZL	Output Current		VOU = 0.5V			-1	μA
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18 mA			-0.7	-1.2	V
Ios	Short Circuit Current	VCC = Max. ⁽³⁾ , VOUT = GND		-60	-120		mA
IOFF	Power Down Disable	VCC = GND, VOUT = 4.5V		—	—	100	μA
VH	Input Hysteresis				200		mV

Capacitance (TA = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
CIN	Input Capacitance	VIN = 0V	6	10	pF
COUT	Output Capacitance	VOUT = 0V	8	12	pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max.	V _{IN} = GND or V _{CC}		0.1	500	μA
ΔI _{CC}	Supply Current per Input @ TTL HIGH	V _{CC} = Max.	V _{IN} = 3.4V ⁽³⁾		0.5	2.0	mA
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} = Max., Outputs Open \overline{E} or \overline{OE} = GND One Bit Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		0.15	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _i = 10 MHz 50% Duty Cycle \overline{E} or \overline{OE} = GND One Bit Toggling	V _{IN} = V _{CC} V _{IN} = GND		3.2	6.5 ⁽⁵⁾	mA
			V _{IN} = 3.4V V _{IN} = GND		3.5	7.5 ⁽⁵⁾	

Notes:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
I_C = I_{CC} + ΔI_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)
I_{CC} = Quiescent Current
ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
D_H = Duty Cycle for TTL Inputs High
N_T = Number of TTL Inputs at D_H
I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
f_i = Input Frequency
N_i = Number of Inputs at f_i
All currents are in milliamps and all frequencies are in megahertz.

PI74FCT151/2151T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	151T/2151T		151AT/2151AT		151CT/2151CT		Unit
			Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay S _n to \overline{Z}	C _L = 50 pF R _L = 500Ω	1.5	9.0	1.5	6.6	1.5	5.6	ns
tPLH tPHL	Propagation Delay S _n to Z		1.5	10.5	1.5	6.8	1.5	5.8	ns
tPLH tPHL	Propagation Delay \overline{E} to \overline{Z}		1.5	7.0	1.5	5.6	1.5	4.8	ns
tPLH tPHL	Propagation Delay \overline{E} to Z		1.5	9.5	1.5	5.8	1.5	5.0	ns
tPLH tPHL	Propagation Delay I _n to \overline{Z}		1.5	6.5	1.5	5.2	1.5	4.4	ns
tPLH tPHL	Propagation Delay I _n to Z		1.5	7.5	1.5	5.5	1.5	4.7	ns

PI74FCT251T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	251T		251AT		251CT		Unit
			Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay S _n to \overline{Z}	C _L = 50 pF R _L = 500Ω	1.5	9.0	1.5	6.6	1.5	5.6	ns
tPLH tPHL	Propagation Delay S _n to Z		1.5	11.0	1.5	6.8	1.5	5.8	ns
tPLH tPHL	Propagation Delay I _n to \overline{Z}		1.5	7.0	1.5	5.2	1.5	4.4	ns
tPLH tPHL	Propagation Delay I _n to Z		1.5	7.0	1.5	5.5	1.5	4.7	ns
tPZH tPZL	Output Enable Time \overline{OE} to \overline{Z}		1.5	9.0	1.5	6.7	1.5	5.7	ns
tPHZ tPLZ	Output Disable Time ⁽³⁾ \overline{OE} to \overline{Z}		1.5	7.5	1.5	6.0	1.5	5.0	ns
tPZH tPZL	Output Enable Time \overline{OE} to Z		1.5	9.0	1.5	6.7	1.5	5.7	ns
tPHZ tPLZ	Output Disable Time ⁽³⁾ \overline{OE} to Z		1.5	7.0	1.5	6.0	1.5	5.0	ns

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.