


# **PI74ALVCH16270**

# 12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs

### **Product Features**

- PI74ALVCH16270 is designed for low voltage operation
- $V_{CC} = 2.3V \text{ to } 3.6V$
- Hysteresis on all inputs
- Typical VOLP (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3 \text{V}$ ,  $T_A = 25^{\circ}\text{C}$
- w.Data SheTypical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) < 2.0 V at  $V_{CC} = 3.3 \text{V}$ ,  $T_A = 25 ^{\circ}\text{C}$ 
  - Bus Hold retains last active bus state during 3-STATE, eliminating the need for external pullup resistors
  - Industrial operation at -40°C to +85°C
  - Packages available:
    - 56-pin 240 mil wide plastic TSSOP (A)
    - -56-pin 300 mil wide plastic SSOP (V)

# Logic Block Diagram



# **Product Description**

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced in the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.

The PI7ALVCH16270 is used in applications where data must be transferred from a narrow high-speed bus to a wider lower frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate CLKEN inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two stage pipeline is provided in the A-to1B path, with a single storage register in the A-to-2B path. Proper control of the CLKENA inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit on the B port. Data flow is controlled by the active-low output enables ( $\overline{OEA}$ ,  $\overline{OEB}$ ). The control terminals are registered to synchronize the bus direction changes with the CLK.

To ensure the high-impedance state during power up or power down, OE should be tied to Vcc through a pullup resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to OE being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

PS8171A 03/05/03

1




# Product Pin Description

Pin Name	Description
ŌĒ	Output Enable Input (Active LOW)
CLK	Clock
SEL	Select (Active Low)
CLKEN	Clock Enable (Active Low)
A,1B,2B	3-State Outputs
GND	Ground
Vcc	Power

# Truth Tables(1)

	Inputs	Outputs		
CLK	OEA	OEB	A	1B, 2B
$\uparrow$	Н	Н	Z	Z
$\uparrow$	Н	L	Z	Active
<b>↑</b>	L	Н	Active	Z
<b>↑</b>	L	L	Active	Active

# **Product Pin Configuration**



# A to B Storage (OEB = L)

	INPUTS							
CLKENA1	CLKENA2	CLK	A	1B	2B			
L	Н	X	X	1B0 <sup>(3)</sup>	$2B0^{(3)}$			
L	Н	X	X	1B0 <sup>(3)</sup>	$2B0^{(3)}$			
L	L	<b>↑</b>	L	$L^{(2)}$	L			
L	L	<b></b>	Н	$H^{(2)}$	Н			
Н	L	<b></b>	L	1B0 <sup>(3)</sup>	L			
Н	L	<b>↑</b>	Н	1B0 <sup>(3)</sup>	Н			
Н	Н	X	X	1B0 <sup>(3)</sup>	2B0 <sup>(3)</sup>			

# B to A Storage (OEA = L)

		Outputs				
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	A
Н	X	X	Н	X	X	$A0^{(3)}$
X	Н	X	L	X	X	$A0^{(3)}$
L	X	<b></b>	Н	L	X	L
L	X	<b>↑</b>	Н	Н	X	Н
X	L	<b>↑</b>	L	X	L	L
X	L	<b>↑</b>	L	X	Н	Н

#### Notes:

1. H = High Signal Level

Low Signal Level =

X = Irrelevant

Z = High Impeaance ↑ = Transition, Low to High 2. Two CLK edges are needed to propagate data.

3. Output level before the indicated steady state input conditions were established.

PS8171A 03/05/03



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	40°C to +85°C
Input Voltage Range, VIN	$-0.5$ V to V <sub>CC</sub> $+0.5$ V
Output Voltage Range, VOUT	$-0.5$ V to V <sub>CC</sub> $+0.5$ V
DC Input Voltage	
DC Output Current	100 mA
Power Dissipation	1.0W

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC Electrical Characteristics** (Over the Operating Range,  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $VCC = 3.3V \pm 10\%$ )

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	<b>Typ.</b> <sup>(2)</sup>	Max.	Units		
V <sub>C</sub> C	Supply Voltage		2.3		3.6			
V <sub>IH</sub> <sup>(3)</sup>	Innut HICH Vallage	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7					
	Input HIGH Voltage	$V_{\rm CC} = 2.7 \text{V to } 3.6 \text{V}$	2.0					
V <sub>IL</sub> (3)	Lucat I OW Vale co	$V_{\rm CC} = 2.3 \text{V to } 2.7 \text{V}$			0.7			
ΛIΓ <sub>(a)</sub>	Input LOW Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$			0.8			
V <sub>IN</sub> <sup>(3)</sup>	Input Voltage		0		$V_{CC}$			
V <sub>OUT</sub> <sup>(3)</sup>	Output Voltage		0		$V_{CC}$			
		$I_{OH}$ = -100 $\mu$ A, $V_{CC}$ = Min. to Max.	V <sub>CC</sub> -0.2					
		$V_{IH} = 1.7V$ , $I_{OH} = -6mA$ , $V_{CC} = 2.3V$	2.0			17		
V <sub>OH</sub>	Output HIGH	$V_{IH} = 1.7V$ , $I_{OH} = -12mA$ , $V_{CC} = 2.3V$	1.7			V		
OII	Voltage	$V_{IH} = 2.0V$ , $I_{OH} = -12mA$ , $V_{CC} = 2.7V$	2.2					
		$V_{IH} = 2.0V$ , $I_{OH} = -12mA$ , $V_{CC} = 3.0V$	2.4					
		$V_{IH} = 2.0V$ , $I_{OH} = -24mA$ , $V_{CC} = 3.0V$	2.0					
		$I_{OL}$ = 100 $\mu$ A, $V_{IL}$ = Min. to Max.			0.2			
	Output	$V_{IL} = 0.7V$ , $I_{OL} = 6mA$ , $V_{CC} = 2.3V$			0.4			
$V_{OL}$	LOW Voltage	$V_{IL} = 0.7V$ , $I_{OL} = 12mA$ , $V_{CC} = 2.3V$			0.7			
	voltage	$V_{IL} = 0.8V$ , $I_{OL} = 12mA$ , $V_{CC} = 2.7V$			0.4			
		$V_{IL} = 0.8V$ , $I_{OL} = 24mA$ , $V_{CC} = 3.0V$			0.55			
	Output $V_{CC} = 2.3V$				-12			
I <sub>OH</sub> <sup>(3)</sup>	HIGH Current	$V_{CC} = 2.7V$			-12			
	Current	$V_{CC} = 3.0V$			-24	,		
	Output $V_{CC} = 2.3V$	V <sub>CC</sub> = 2.3V			12	mA		
$I_{OL}^{(3)}$	LOW Current	V <sub>CC</sub> = 2.7V			12			
		$V_{CC} = 3.0V$	$V_{CC} = 3.0V$					



# 12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs

# **DC Electrical Characteristics-Continued** (Over the Operating Range, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ , $V_{CC} = 3.3\text{V} \pm 10\%$ )

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	<b>Typ.</b> <sup>(2)</sup>	Max.	Units
$I_{ ext{IN}}$	Input Current	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.6V$			±5	
		$V_{IN} = 0.7V, V_{CC} = 2.3V$	45			
	Input Hold Current	$V_{IN} = 1.7V, V_{CC} = 2.3V$	-45			
IIN (HOLD)		$V_{IN} = 0.8V, V_{CC} = 3.0V$	75			
		$V_{IN} = 2.0V, V_{CC} = 3.0V$	-75			
		$V_{IN} = 0$ to 3.6V, $V_{CC} = 3.6V$			±500	μΑ
Sheet4 <mark>loz</mark> om	Output Current (3-STATE Outputs)	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 3.6V$			±10	
I <sub>CC</sub>	Supply Current	$V_{CC} = 3.6V$ , $I_{OUT} = 0\mu A$ , $V_{IN} = GND$ or $V_{CC}$			40	
ΔI <sub>CC</sub>	Supply Current per Input @ TTL HIGH	$V_{CC} = 3.0V$ to $3.6V$ One Input at $V_{CC} - 0.6V$ Other Inputs at $V_{CC}$ or GND			750	
CI	Control Inputs	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.3V$		3.5		nE
Co	Outputs	$V_O = V_{CC}$ or GND, $V_{CC} = 3.3V$		9		pF

#### Notes:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at  $V_{CC} = 3.3V$ ,  $+25^{\circ}C$  ambient and maximum loading.
- 3. Unused Control Inputs must be held HIGH or LOW to prevent them from floating.

# Timing Requirements over Operating Range

Dawamatawa	n	a a a sinti a m	$V_{CC} = 2.5$	$V \pm 0.2V$	$V_{\rm CC} = 2.7 V$		$V_{CC} = 3.3V \pm 0.3V$		Units
Parameters	D	escription	Min.	Max.	Min.	Max.	Min.	Max.	Units
fCLOCK	Clock frequency		0	150	0	150	0	150	Mhz
$t_{ m W}$	Pulse duration, CLK HIGHor Low		3.3		3.3		3.3		
		A data before CLK↑	4.1		3.8		3.1		
		B data before CLK↑	0.9		1.2		0.9		
$t_{ m SU}$	Setup time	CLKENA1 or CLKENA2 before CLK↑	3.5		3.2		2.7		
		CLKEN1B or CLKEN2B before CLK↑	3.4		3		2.6		
		OE data before CLK↑	4.4		3.9		3.2		ns
		A data after CLK↑	0		0		0.2		
		B data after CLK↑	1.4		1		1.7		
t <sub>H</sub> Hold time	CLKENA1 or CLKENA2 before CLK↑	0		0.1		0.3			
	CLKEN1B or CLKEN2B before CLK↑	0		0		0.6			
		OE after CLK↑	0		0		0.1		
$\Delta t/\Delta V^{(1)}$	Input Transition Rise or Fall		0	10	0	10	0	10	ns/V

#### Notes

<sup>1.</sup> Unused control inputs must be held HIGH or LOW to prevent them from floating.



# Switching Characteristics over Operating Range(1)

Parameters From (INPUT)	То	$V_{CC} = 2.$	$5V \pm 0.2V$	V <sub>CC</sub> =	2.7V	$V_{CC} = 3.$	$3V \pm 0.3V$	Units	
	(INPUI)	(OUTPUT)	OUTPUT) Min. (2)	Max.	M in. <sup>(2)</sup>	Max.	M in. <sup>(2)</sup>	M ax. <sup>(2)</sup>	
			150		150		150		
$F_{MAX}$	CLK	В	2	6.5		5.8	1.1	5.1	
	CLK	A	1.7	6		5.4	1	4.7	
tPD	SEL	A	1.9	6.8		6.4	1	5.5	ns
$t_{\rm EN}$	CLK	A or B	1.6	7.5		6.8	1	6	
Sheet4U.com t <sub>DIS</sub>	CLK	A or B	2.6	7.4		6.5	1.1	5.8	

#### Notes:

# Operating Characteristics, $T_A = 25^{\circ}C$

Parameter		Test Conditions	$V_{CC} = 2.5V \pm 0.2V$	$V_{CC} = 3.3V \pm 0.3V$	Units
		Test Conditions	Турі	Omts	
C <sub>PD</sub> Power Dissipation	Outputs Enabled	$C_{L} = 50 pF,$	87	120	рF
Capacitance	Outputs Disabled	f= 10 MHz	80.5	118	рг

<sup>1.</sup> See test circuit and wave forms.

<sup>2.</sup> Minimum limits are guaranteed but not tested on Propagation Delays.