PH9030L

N-channel TrenchMOS logic level FET Rev. 01 — 29 July 2008

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

- High efficiency due to low switching and conduction losses
- Suitable for logic level gate drive sources

1.3 Applications

- DC-to-DC convertors
- Notebook computers

- Portable equipment
- Switched-mode power supplies

1.4 Quick reference data

Table 1. **Quick reference**

Parameter	Conditions	Min	Тур	Max	Unit
drain-source voltage	25 °C ≤ T _j ≤ 150 °C	-	-	30	V
drain current	T _{mb} = 25 °C; V _{GS} = 10 V; see <u>Figure 1</u> ; see <u>Figure 3</u>	-	-	63	Α
total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	-	62.5	W
characteristics					
gate-drain charge	$V_{GS} = 4.5 \text{ V}; I_D = 10 \text{ A};$ $V_{DS} = 12 \text{ V}; \text{ see } \frac{\text{Figure } 10}{\text{Figure } 11};$ see Figure 11	-	3.2	-	nC
Static characteristics					
drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } \underline{\text{Figure 8}}; \text{ see}$ $\underline{\text{Figure 9}}$	-	7	9	mΩ
	drain-source voltage drain current total power dissipation characteristics gate-drain charge aracteristics drain-source	$\begin{array}{ll} \text{drain-source voltage} & 25 \ ^{\circ}\text{C} \le \text{T}_{j} \le 150 \ ^{\circ}\text{C} \\ \text{drain current} & T_{mb} = 25 \ ^{\circ}\text{C}; \ V_{GS} = 10 \ V; \\ \text{see} \ \frac{\text{Figure 1}}{\text{Figure 1}}; \ \text{see} \ \frac{\text{Figure 3}}{\text{Figure 2}} \\ \text{total power} & T_{mb} = 25 \ ^{\circ}\text{C}; \ \text{see} \ \frac{\text{Figure 2}}{\text{Figure 2}} \\ \text{dissipation} & \text{Characteristics} \\ \text{gate-drain charge} & V_{GS} = 4.5 \ V; \ I_{D} = 10 \ A; \\ V_{DS} = 12 \ V; \ \text{see} \ \frac{\text{Figure 10}}{\text{Figure 11}}; \\ \text{aracteristics} & \text{drain-source} & V_{GS} = 10 \ V; \ I_{D} = 25 \ A; \\ \text{on-state resistance} & T_{j} = 25 \ ^{\circ}\text{C}; \ \text{see} \ \frac{\text{Figure 8}}{\text{Figure 8}}; \ \text{see} \\ \end{array}$	$\begin{array}{lll} \text{drain-source voltage} & 25 \ ^{\circ}\text{C} \le T_{j} \le 150 \ ^{\circ}\text{C} & - \\ \text{drain current} & T_{mb} = 25 \ ^{\circ}\text{C}; \ V_{GS} = 10 \ V; & - \\ \text{see } \underline{\text{Figure 1}}; \ \text{see } \underline{\text{Figure 3}} & - \\ \text{total power} & T_{mb} = 25 \ ^{\circ}\text{C}; \ \text{see } \underline{\text{Figure 2}} & - \\ \text{dissipation} & - \\ \hline \textbf{characteristics} & \\ \text{gate-drain charge} & V_{GS} = 4.5 \ V; \ I_{D} = 10 \ A; & - \\ V_{DS} = 12 \ V; \ \text{see } \underline{\text{Figure 10}}; & - \\ \text{see } \underline{\text{Figure 11}} & - \\ \hline \textbf{aracteristics} & \\ \text{drain-source} & V_{GS} = 10 \ V; \ I_{D} = 25 \ A; & - \\ \text{on-state resistance} & T_{j} = 25 \ ^{\circ}\text{C}; \ \text{see } \underline{\text{Figure 8}}; \ \text{see} & - \\ \end{array}$	drain-source voltage $25 ^{\circ}\text{C} \le T_{j} \le 150 ^{\circ}\text{C}$ drain current $T_{mb} = 25 ^{\circ}\text{C}; V_{GS} = 10 V;$ see Figure 1; see Figure 3 total power dissipation $T_{mb} = 25 ^{\circ}\text{C}; \text{see Figure 2}$	drain-source voltage $25 ^{\circ}\text{C} \le T_{j} \le 150 ^{\circ}\text{C}$ 30 drain current $T_{mb} = 25 ^{\circ}\text{C}; V_{GS} = 10 V;$ 63 total power dissipation $T_{mb} = 25 ^{\circ}\text{C}; \text{see Figure 3}$ 62.5 dracteristics gate-drain charge $V_{GS} = 4.5 V; I_{D} = 10 A;$ $V_{DS} = 12 V; \text{see Figure 10};$ see Figure 11 aracteristics $V_{GS} = 10 V; I_{D} = 25 A;$ on-state resistance $V_{GS} = 10 V; I_{D} = 25 A;$ - 7 9 on-state resistance $V_{GS} = 10 V; I_{D} = 25 A;$ see





2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1,2,3	S	source		_
4	G	gate	mb	D
mb	mb D	mounting base; connected to drain	1 2 3 4	mbb076 S
			SOT669 (LFPAK)	

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PH9030L	LFPAK	Plastic single-ended surface-mounted package (LFPAK); 4 leads	SOT669

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	25 °C ≤ T _j ≤ 150 °C	-	30	V
V_{DGR}	drain-gate voltage	25 °C ≤ T_j ≤ 150 °C; R_{GS} = 20 kΩ	-	30	V
V_{GS}	gate-source voltage		-20	20	V
I_D	drain current	$V_{GS} = 10 \text{ V}; T_j = 100 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{}$	-	39	Α
		$V_{GS} = 10 \text{ V}$; $T_{mb} = 25 \text{ °C}$; see <u>Figure 1</u> ; see <u>Figure 3</u>	-	63	Α
I _{DM}	peak drain current	$t_p \le 10 \mu s$; pulsed; $T_{mb} = 25 \text{ °C}$; see Figure 3	-	214	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	62.5	W
T _{stg}	storage temperature		-55	150	°C
Tj	junction temperature		-55	150	°C
Source-drain	diode				
Is	source current	T _{mb} = 25 °C	-	52	Α
I _{SM} ataSh	e peak source current	t _p ≤ 10 μs; pulsed; T _{mb} = 25 °C	-	208	Α
Avalanche Ru	uggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 33 A; V_{sup} ≤ 30 V; unclamped; t_p = 0.08 ms; R_{GS} = 50 Ω	-	53	mJ

N-channel TrenchMOS logic level FET




Fig 1. Normalized continuous drain current as a function of solder point temperature





Fig 2. Normalized total power dissipation as a function of solder point temperature



 $T_{mb} = 25 \,^{\circ}C; I_{DM}$ is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

N-channel TrenchMOS logic level FET

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	2	K/W




Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration

PH9030L **NXP Semiconductors**

N-channel TrenchMOS logic level FET

Characteristics

Table 6.	Charac	eteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
$V_{(BR)DSS}$	drain-source	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^{\circ}C$	30	-	-	V
	breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$	27	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 25$ °C; see Figure 6; see Figure 7	1.3	1.7	2	V
V _{GSth} gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = -55 \text{ °C}$; see Figure 7; see Figure 6	-	-	2.6	V	
		$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 150 \text{ °C}$; see Figure 7; see Figure 6	0.8	-	-	V
I _{DSS}	drain leakage current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$	-	-	1	μΑ
I _{GSS}	gate leakage current	$V_{GS} = 16 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$	-	-	100	nA
		$V_{GS} = -16 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	100	nΑ
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 150 ^{\circ}\text{C}; \text{ see}$ Figure 8; see Figure 9	-	11.9	15.8	mΩ
	$V_{GS} = 4.5 \text{ V}$; $I_D = 25 \text{ A}$; $T_j = 25 ^{\circ}\text{C}$; see Figure 8; see Figure 9	-	10	12.5	mΩ	
	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ °C}; \text{ see}$ Figure 8; see Figure 9	-	7	9	mΩ	
I _{DSS}	drain leakage current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	-	100	μΑ
R_G	internal gate resistance (AC)	f = 1 MHz	-	0.56	-	Ω
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 10 \text{ A}$; $V_{DS} = 12 \text{ V}$; $V_{GS} = 4.5 \text{ V}$; see	-	13.3	-	nC
Q _{GS}	gate-source charge	Figure 10; see Figure 11	-	4.8	-	nC
Q_{GD}	gate-drain charge		-	3.2	-	nC
Q _{GS(th)}	pre-threshold gate-source charge		-	1.8	-	nC
Q _{GS(th-pl)}	post-threshold gate-source charge		-	3	-	nC
V _{GS(pl)}	gate-source plateau voltage	$I_D = 10 \text{ A}$; $V_{DS} = 12 \text{ V}$; see <u>Figure 10</u> ; see <u>Figure 11</u>	-	2.72	-	V
C _{iss}	input capacitance	$V_{DS} = 12 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 12}{\text{Figure } 12}$	-	1565	-	pF
		$V_{DS} = 0 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ $T_j = 25 \text{ °C}$	-	1839	-	pF
Coss	output capacitance	V _{DS} = 12 V; V _{GS} = 0 V; f = 1 MHz;	-	355	-	pF
ataSheet41 C _{rss}	reverse transfer capacitance	T _j = 25 °C; see <u>Figure 12</u>	-	186	-	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 12 \text{ V}; R_L = 0.5 \Omega; V_{GS} = 4.5 \text{ V};$	-	20	-	ns
t _r	rise time	$R_{G(ext)} = 5.6 \Omega$	-	41	-	ns
t _{d(off)}	turn-off delay time		-	15	-	ns

N-channel TrenchMOS logic level FET

Table 6. Characteristics ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _f	fall time	$\begin{split} V_{DS} &= 12 \text{ V}; \text{ R}_{L} = 0.5 \Omega; \text{ R}_{L} = 0.5 \Omega; \\ V_{GS} &= 4.5 \text{ V}; \text{ R}_{G(ext)} = 5.6 \Omega \end{split}$	-	25	-	ns
Source-drai	in diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}$; $V_{GS} = 0 \text{ V}$; $T_j = 25 \text{ °C}$; see Figure 14	-	0.89	1.16	V
t _{rr}	reverse recovery time	$I_S = 20 \text{ A}$; $dI_S/dt = -100 \text{ A/s}$; $V_{GS} = 0 \text{ V}$;	-	43	-	ns
Q _r	recovered charge	$V_{DS} = 30 \text{ V}$	-	15	-	nC




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig 6. Sub-threshold drain current as a function of gate-source voltage

N-channel TrenchMOS logic level FET




Fig 7. Gate-source threshold voltage as a function of junction temperature




Fig 9. Normalized drain-source on-state resistance factor as a function of junction temperature




Fig 8. Drain-source on-state resistance as a function of drain current; typical values




Fig 10. Gate charge waveform definitions

PH9030L **NXP Semiconductors**

N-channel TrenchMOS logic level FET






Fig 11. Gate-source voltage as a function of gate charge; typical values




$$V_{GS} = 0\,V; f = 1MHz$$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values



 $T_j = 25 \,^{\circ}C$ and $150 \,^{\circ}C$; $V_{DS} > I_D \times R_{DSon}$

Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical



 $T_i = 25 \,^{\circ}C$ and $150 \,^{\circ}C$; $V_{GS} = 0 \, V$


Fig 14. Source current as a function of source-drain voltage; typical values

PH9030L **NXP Semiconductors**

7. Package outline

Plastic single-ended surface-mounted package (LFPAK); 4 leads

SOT669



www.Dat

^{1.} Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT669		MO-235			04-10-13 06-03-16	

Fig 15. Package outline SOT669 (LFPAK)

N-channel TrenchMOS logic level FET

8. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PH9030L_1	20080729	Product data sheet	-	-

N-channel TrenchMOS logic level FET

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

www.Formore information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

N-channel TrenchMOS logic level FET

11. Contents

1.	Product profile
1.1	General description
1.2	Features and benefits
1.3	Applications
1.4	Quick reference data
2.	Pinning information
3.	Ordering information
4.	Limiting values
5.	Thermal characteristics4
6.	Characteristics
7.	Package outline
8.	Revision history10
9.	Legal information11
9.1	Data sheet status
9.2	Definitions11
9.3	Disclaimers
9.4	Trademarks11
10	Contact information

www.DataSheet4U.com



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com