

## P-Channel Enhancement Mode Power MOSFET

### DESCRIPTION


The PED505 uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a load switch or in PWM applications.

### GENERAL FEATURES


- $V_{DS} = -12V, I_D = -5.0A$
- $R_{DS(ON)} < 52m\Omega @ V_{GS}=-4.5V$
- $R_{DS(ON)} < 70m\Omega @ V_{GS}=-2.5V$
- High Power and current handling capability
- Lead free product is acquired
- Surface Mount Package

### Application

- PWM applications
- Load switch
- Power management



**Pin Assignment**



**DFN2X2-6L bottom review**

### Absolute Maximum Ratings (TA=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-12	V
Gate-Source Voltage	$V_{GS}$	$\pm 10$	V
Continuous Drain Current	$I_D$	-5.0	A
		-3.2	
		-3	
		-2.3	
Drain Current -Pulsed (Note 1)	$I_{DM}$	-15	A
Maximum Power Dissipation	$P_D$	1.7	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	°C

### Thermal Characteristic

Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	68	°C/W
--	-----------------	----	------

### Electrical Characteristics (TA=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$V_{DSS}$	$V_{GS}=0V, I_D=-250\mu A$	-12	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-12V, V_{GS}=0V$	-	-	-1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 10V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-0.45	-0.7	-1.0	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=-4.5V, I_D=-4.5A$	-	39	52	$m\Omega$
		$V_{GS}=-2.5V, I_D=-3A$	-	58	70	
		$V_{GS}=-1.8V, I_D=-2A$	-	90	250	
Forward Transconductance	$g_{FS}$	$V_{DS}=-5V, I_D=-3.5A$	-	8.5	-	S
<b>Dynamic Characteristics (Note 4)</b>						
Input Capacitance	$C_{iss}$	$V_{DS}=-4V, V_{GS}=0V, F=1.0MHz$	-	740	-	PF
Output Capacitance	$C_{oss}$		-	290	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	190	-	PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-4V, I_D=-3.3A, R_L=1.2\Omega, V_{GEN}=-4.5V, R_g=1\Omega$	-	12	-	nS
Turn-on Rise Time	$t_r$		-	35	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	30	-	nS
Turn-Off Fall Time	$t_f$		-	10	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=-4V, I_D=-4.1A, V_{GS}=-4.5V$	-	7.8	-	nC
Gate-Source Charge	$Q_{gs}$		-	1.2	-	nC
Gate-Drain Charge	$Q_{gd}$		-	1.6	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	$V_{SD}$	$V_{GS}=0V, I_s=-1.6A$	-	-	-1.2	V
Diode Forward Current (Note 2)	$I_s$		-	-	1.6	A

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1:Switching Test Circuit




Figure 2:Switching Waveforms




Figure 3 Power Dissipation




Figure 4 Drain Current




Figure 5 Output CHARACTERISTICS







Figure 6 Drain-Source On-Resistance




**Figure 7 Transfer Characteristics**




**Figure 9  $R_{DS(on)}$  vs  $V_{GS}$**




**Figure 11 Gate Charge**



**Figure 8 Drain-Source On-Resistance**



**Figure 10 Capacitance vs  $V_{DS}$**



**Figure 12 Source- Drain Diode Forward**




Figure 13 Safe Operation Area









Figure 14 Normalized Maximum Transient Thermal Impedance

## DFN2X2-6L PACKAGE INFORMATION



RECOMMENDED LAND PATTERN OPT 1

RECOMMENDED LAND PATTERN OPT 2

### NOTES

1. All dimensions are in millimeters.
2. Tolerance  $\pm 0.10\text{mm}$  (4 mil) unless otherwise specified
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.