


PE597BA

P-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-20V	35mΩ @ $V_{GS} = -4.5V$	-17A



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 12	
Continuous Drain Current ⁴	I_D	-17	A
		-11	
		-7	
		-6	
		-28	
Pulsed Drain Current ¹	I_{DM}	-28	mJ
Avalanche Current	I_{AS}	-14	
Avalanche Energy	E_{AS}	10	
Power Dissipation ³	P_D	16	W
		6	
		3	
		2	
Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

PE597BA

P-Channel Logic Level Enhancement Mode MOSFET

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient ²	$t \leq 10s$	$R_{\theta JA}$		40	$^{\circ}\text{C} / \text{W}$
Junction-to-Ambient ²	Steady-State	$R_{\theta JA}$		75	
Junction-to-Case	Steady-State	$R_{\theta JC}$		8	

¹Pulse width limited by maximum junction temperature.

²The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^{\circ}\text{C}$.

³The Power dissipation is based on $R_{\theta JA} t \leq 10s$ value.

⁴Package limitation current is 36A.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})DSS}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-20			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-0.7	-0.8	-1.3	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 12V$			± 100	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -16V, V_{GS} = 0V$			-1	μA
		$V_{DS} = -10V, V_{GS} = 0V, T_J = 55^{\circ}\text{C}$			-10	
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = -2.5V, I_D = -3.5\text{A}$	32	55		$\text{m}\Omega$
		$V_{GS} = -4.5V, I_D = -3.5\text{A}$	22	35		
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -3.5\text{A}$	16			S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -10V, f = 1\text{MHz}$		767		pF
Output Capacitance	C_{oss}			117		
Reverse Transfer Capacitance	C_{rss}			93		
Gate Resistance	R_g	$V_{GS} = 0V, V_{DS} = 0V, f = 1\text{MHz}$		13		Ω
Total Gate Charge ²	$Q_g(V_{GS}=-2.5V)$	$V_{DS} = -10V, I_D = -3.5\text{A}$		5.5		nC
	$Q_g(V_{GS}=-4.5V)$			8.8		
Gate-Source Charge ²	Q_{gs}			1		
Gate-Drain Charge ²	Q_{gd}			2.6		
Turn-On Delay Time ²	$t_{d(on)}$	$V_{DD} = -10V, I_D \approx -3.5\text{A}, V_{GS} = -4.5V, R_{GEN} = 6\Omega$		19		nS
Rise Time ²	t_r			30		
Turn-Off Delay Time ²	$t_{d(off)}$			55		
Fall Time ²	t_f			20		

PE597BA

P-Channel Logic Level Enhancement Mode MOSFET







SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current	I_S				-1	A
Forward Voltage ¹	V_{SD}	$I_F = -3.5\text{A}, V_{GS} = 0\text{V}$			-1.3	V
Reverse Recovery Time	t_{rr}			9.5		nS
Reverse Recovery Charge	Q_{rr}	$I_F = -3.5\text{A}, dI/dt = 100\text{A} / \mu\text{s}$		3		nC

¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.






PE597BA

P-Channel Logic Level Enhancement Mode MOSFET



PE597BA

P-Channel Logic Level Enhancement Mode MOSFET




PE597BA

P-Channel Logic Level Enhancement Mode MOSFET

Package Dimension


PDFN 3x3P MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	3	3.3	3.6	I	0.65	0.8	0.9
B	2.88	3	3.2	J	0.1	0.15	0.25
C	2.9	3	3.25	K	0.59		
D	2.29	2.45	2.69	L	0°	10°	12°
E	3	3.3	3.6	M	0.14	0.3	0.4
F	0	0.1	0.2	N	0.55	0.65	0.75
G	1.35	1.75	2.2	O		0.2	
H	0.15	0.3	0.55	P	0		0.2




PE597BA P-Channel Logic Level Enhancement Mode MOSFET

A. Marking Information(此产品代码为: M3)



B. Tape&Reel Information:5000pcs/Reel




PE597BA


P-Channel Logic Level Enhancement Mode MOSFET

C. Lot No.&Date Code rule

1.Lot No.



2.Date Code



PE597BA

P-Channel Logic Level Enhancement Mode MOSFET

D.Label rule

标签内容(Label content)



1	Label Size	30 * 90 mm	
2	Font style	Times New Roman or Arial (或可区分英文“0”和数字“0”，“G”和“Q”的字型即可)	
3	U-NIKC	Height: 4 mm	
4	Package	Height: 2 mm	
5	Date	Height: 2 mm Shipping date: YYYY/MM/DD, ex. 2008/09/12	
6	Device	Height: 3 mm (Max: 16 Digit)	
7	Lot	Height: 3 mm (Max: 9 Digit) Sub lot	
8	D/C	Height: 3 mm (Max: 7 Digit)	
9	QTY	Height: 3 mm (Max: 6 Digit) Thousand mark is no needed	
10	RoHS label	 long axis: 12 mm minor axis: 6 mm bottom color: White Font color: Black Font style: Arial	
11	Halogen Free label	 Diameter: 10 mm bottom color: Green Font color: Black Font style: Arial	
12	Scan information	Device / Lot / D/C / QTY , Insert “ / ” between every parts. for example: P3055LDG/G12345601/GGG2301/2000 DPI (Dots per inch): Over 300 dpi Code : Code 128 Height: 6 mm at least	