


Features

- Symmetric SPDT reflective switch
- Low insertion loss:
 - 0.23 dB @ 100 MHz typical
 - 0.25 dB @ 1000 MHz typical
 - 0.40 dB @ 3000 MHz typical
 - 0.65 dB @ 5000 MHz typical
 - 0.90 dB @ 6000 MHz typical
- Low spurious performance: -163 dBm/Hz
- Wide supply range: 2.3–5.5V
- Excellent linearity:
 - IIP2: 105 dBm @ 17 MHz
 - IIP3: 81 dBm @ 17 MHz
- High ESD tolerance:
 - 4 kV HBM on RF pins to GND
 - 1 kV on all other pins
- Logic Select (LS) pin provides maximum control logic flexibility
- Packaging: 12-lead 2 × 2 × 0.55 mm QFN



71-0068


Figure 1. Functional block diagram

Product description


The PE42427 is a HaRP™ technology-enhanced SPDT RF switch designed to cover a broad range of applications from 5–6000 MHz. This reflective switch integrates on-board CMOS control logic with a low-voltage CMOS-compatible control interface and requires no external components.

The pSemi HaRP technology enhancements deliver high linearity and exceptional harmonics performance. It is an innovative feature of the UltraCMOS® process, providing performance superior to GaAs with the economy and integration of conventional CMOS.

Absolute maximum ratings

 Exceeding the absolute maximum ratings listed in Table 1 could cause permanent damage. Restrict operation to the limits in Table 2. Operation between the operating range maximum and the absolute maximum for extended periods could reduce reliability.

ESD precautions


 When handling this UltraCMOS device, observe the same precautions as with any other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, do not exceed the rating listed in Table 1.

Latch-up immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

Table 1. PE42427 absolute maximum ratings

Parameter or condition	Min	Max	Unit
RF input power, 50Ω ⁽¹⁾ 5–100 MHz 100–6000 MHz	–	33 34	dBm
ESD voltage HBM ⁽²⁾ RF pins to GND All other pins	–	4000 1000	V
ESD voltage MM, all pins ⁽³⁾	–	200	V
Storage temperature, T _{ST}	–65	+150	°C

-  1. V_{DD} within the operating range specified in Table 2.
2. Human Body Model (MIL_STD 883 Method 3015.7).
3. Machine Model (JEDEC JESD22-A115-A).

Recommended operating conditions

Table 2 lists the PE42427 recommending operating conditions. Do not operate devices outside the operating conditions listed below.

Table 2. PE42427 operating conditions

Parameter	Min	Typ	Max	Unit
V _{DD} supply voltage	2.3	3.3	5.5	V
I _{DD} power supply current	–	180	300	μA
RFx–RFC input power	–	–	See Figure 2	dBm
Control voltage high	1.2	1.5	3.3	V
Control voltage low	0	0	0.5	V
Operating temperature range	–40	+25	+95	°C


Electrical specifications

Table 3 lists the PE42427 key electrical specifications at +25 °C⁽¹⁾ and V_{DD} = 2.3–5.5V (Z_S = Z_L = 50Ω), unless otherwise specified.

Table 3. PE42427 electrical specifications

Parameter	Path	Condition	Min	Typ	Max	Unit
Operational frequency	–	–	5	–	6000	MHz
Insertion loss ⁽²⁾	RFx-RFC	5–100 MHz	–	0.23	–	dB
		100–1000 MHz	–	0.25	0.35	
		1000–2000 MHz	–	0.30	0.40	
		2000–3000 MHz	–	0.40	0.50	
		3000–4000 MHz	–	0.50	0.70	
		4000–5000 MHz	–	0.65	0.90 ⁽²⁾	
		5000–6000 MHz	–	0.90	1.25 ⁽²⁾	
Isolation	RFx-RFC	5–100 MHz	–	68	–	dB
		100–1000 MHz	42	44	–	
		1000–2000 MHz	33	35	–	
		2000–3000 MHz	27	29	–	
		3000–4000 MHz	22	24	–	
		4000–5000 MHz	18	20	–	
		5000–6000 MHz	15	17	–	
Isolation	RFx-RFx	5–100 MHz	–	61	–	dB
		100–1000 MHz	40	41	–	
		1000–2000 MHz	32	33	–	
		2000–3000 MHz	26	28	–	
		3000–4000 MHz	22	24	–	
		4000–5000 MHz	18	20	–	
		5000–6000 MHz	15	16	–	
Return loss ⁽²⁾	RFx-RFC	5–100 MHz	–	33	–	dB
		100–1000 MHz	–	28	–	
		1000–2000 MHz	–	21	–	
		2000–3000 MHz	–	20	–	

Parameter	Path	Condition	Min	Typ	Max	Unit
		3000–4000 MHz	–	18	–	
		4000–5000 MHz	–	16 ⁽²⁾	–	
		5000–6000 MHz	–	13 ⁽²⁾	–	
Second harmonic	RFx–RFC	+18 dBm input power, 17–204 MHz	–	–92	–	dBc
		+32 dBm output power, 850/900 MHz	–	–99	–	
		+32 dBm output power, 1800/1900 MHz	–	–101	–	
Third harmonic	RFx–RFC	+18 dBm input power, 17–204 MHz	–	–125	–	dBc
		+32 dBm output power, 850/900 MHz	–	–93	–	
		+32 dBm output power, 1800/1900 MHz	–	–87	–	
IMD3	RFx–RFC	Bands I, II, V, VIII +17 dBm CW @ TX freq at RFC, –15 dBm CW @ 2Tx–Rx at RFC, 50Ω	–	–115	–	dBm
IIP2	RFx	5 MHz	–	96	–	dBm
		17 MHz	–	105	–	
		100–6000 MHz	–	115	–	
IIP3	RFx	5 MHz	–	75	–	dBm
		17 MHz	–	81	–	
		100–6000 MHz	–	75	–	
Input 0.1 db compression point ⁽³⁾	RFx or RFC	5–100 MHz	–	33	–	dBm
		100–6000 MHz	–	34	–	
Switching time ⁽⁴⁾	–	50% CTRL to (10%–90%) or (90%–10%) RF	–	2	4	μs

-  1. Typical performance over temperature and V_{DD} shown in [Figure 3](#)–[Figure 19](#).
2. External matching improves high-frequency performance. See [Figure 20](#) through [Figure 25](#) and [Figure 29](#).
3. The input P0.1dB compression point is a linearity figure of merit. For the operating RF input power, see [Table 2](#).
4. The PE42427 has a maximum 25 kHz switching frequency. Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reached 50% of the final value and the point the output signal reaches within 10% or 90% of its target value.

Thermal data

Psi-JT (Ψ_{JT}), the junction top-of-package, is a thermal metric to estimate the junction temperature of the device in a customer application PCB (JEDEC JESD51-2).

$$\Psi_{JT} = (T_J - T_T)/P$$

where:

- Ψ_{JT} = Junction-to-top of package characterization parameter in °C/W
- T_J = Die junction temperature in °C
- T_T = Package temperature (top surface, in the center) in °C
- P = Power dissipated by the device in Watts

Table 4. PE42427 thermal data

Parameter	Typ	Unit
Ψ_{JT}	48	°C/W
Q_{JA} junction-to-ambient thermal resistance	145	°C/W

SPDT control logic

Table 5. PE42427 truth table

Path	V1	LS
RFc–RF2	1	1
RFc–RF1	0	1
RFc–RF1	1	0
RFc–RF2	0	0

Power de-rating curve







Figure 2. Power de-rating curve for 5–6000 MHz

Typical performance data

Figure 3–Figure 19 show the typical performance data at +25 °C and $V_{DD} = 3.3V$, unless otherwise specified.^(*)






Figure 6. Insertion loss vs. temperature (RF2-RFC)




Figure 7. Insertion loss vs. V_{DD} (RF2-RFC)




Figure 8. RFx-RFx isolation vs. temperature




Figure 9. RFx-RFx isolation vs. V_{DD}




Figure 10. RFC-RFx isolation vs. temperature




Figure 11. RFC-RFx isolation vs. V_{DD}




Figure 12. RFC port return loss vs. temperature (RF1 active)




Figure 13. RFC port return loss vs. V_{DD} (RF1 active)




Figure 14. RFC port return loss vs. temperature (RF2 active)




Figure 15. RFC port return loss vs. V_{DD} (RF2 active)




Figure 16. Active port return loss vs. temperature (RF1 active)






Figure 17. Active port return loss vs. V_{DD} (RF1 active)



i * External matching improves high-frequency performance. See [Figure 20](#)–[Figure 25](#), and [Figure 29](#).

Figure 20–Figure 25 show the performance comparison data at +25 °C and $V_{DD} = 3.3V$, with and without matching.^(*)




Figure 20. Insertion loss RF1




Figure 21. Insertion loss RF2




Figure 22. Active port return loss (RF1 active)




Figure 23. Active port return loss (RF2 active)




Figure 24. RFC port return loss (RF1 active)




Figure 25. RFC port return loss (RF2 active)

i * External matching improves high-frequency performance. See [Figure 20](#)–[Figure 25](#), and [Figure 29](#).

Pin information

Figure 26 shows the PE42427 pin map for the 12-lead 2 × 2 mm QFN package, and Table 6 lists the description for each pin.




Figure 26. Pin configuration (top view)

Table 6. PE42427 pin descriptions

Pin no.	Pin name	Description
1	GND	Ground
2 ⁽¹⁾	RF2	RF port 2
3	GND	Ground
4 ⁽²⁾	GND/NC	Ground or no connect
5 ⁽¹⁾	RFC	RF common
6	GND	Ground
7	GND	Ground
8 ⁽¹⁾	RF1	RF port 1
9	DGND	Digital ground
10	V1	Switch control input, CMOS logic level
11	LS	Logic Select, CMOS logic level
12	VDD	Supply voltage
Pad	GND	Exposed pad. Ground for proper operation.




1. RF pins 2, 5, and 8 must be at 0 VDC. These pins do not require DC blocking capacitors if the 0 VDC requirement is met.
2. Pin 4 can be grounded or left unconnected.

Evaluation kit

pSemi designed the SPDT switch evaluation board to ease your evaluation of the PE42427. The RF common port is connected through a 50Ω transmission line via the top SMA connector, J2. The RF1 and RF2 ports are connected through 50Ω transmission lines via SMA connectors J1 and J3, respectively. A through 50Ω transmission is available via SMA connectors J4 and J5. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. J8 provides DC and digital inputs to the device.

The board is constructed of a four-layer metal material with a total thickness of 62 mils. The top and bottom RF layers are Rogers RO4350 material with a 10 mil RF core. The middle layers provide ground for the transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 22 mils, trace gaps of 7 mils, and metal thickness of 2.1 mils.



PRT-29005

Figure 27. Evaluation board layout

Evaluation board schematic and BOM

Figure 28 shows the evaluation board schematic.




Figure 28. Evaluation board schematic

[illegible]

DOC-81523 – (08/2025)

Packaging information


This section provides the following packaging data:

- Moisture sensitivity level
- Package drawing
- Package marking
- Tape-and-reel information

Moisture sensitivity level

The PE42427 moisture sensitivity level rating for the 12-lead 2 × 2 mm QFN package is MSL1.


Package drawing



12L_2x2x0-55_QFN_DOC-01882-3

Figure 30. Package mechanical drawing for the 12-lead 2 × 2 mm QFN package

Top-marking specification



DOC-66046

Marking Spec Symbol	Package Marking	Definition
PP	EL	Part number marking for PE42427
ZZ	00-99	Last two digits of lot code
YY	00-99	Last two digits of assembly year (Ex: 15 for 2015)
WW	01-53	Work week

Figure 31. PE42427 package marking specification

Tape and reel specification




Figure 32. Tape and reel specification for the 12-lead 2 × 2 mm QFN package

- The diagram is not drawn to scale.
- The units are in millimeters (mm).
- The maximum cavity angle is five degrees.
- The bumped die are oriented active side down.

Ordering information

Table 8. PE42427 order codes and shipping methods

Order code	Description	Packaging	Shipping method
PE42427A-Z	PE42427 SPDT RF switch	Green 12-lead 2 × 2 mm QFN	3000 units/T&R
EK42427-01	PE42427 evaluation board	Evaluation kit	1/box

Document categories

Advance Information	The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.
Preliminary Specification	The data sheet contains preliminary data. Additional data may be added at a later date. pSemi reserves the right to change specifications at any time without notice to supply the best possible product.
Product Specification	The data sheet contains final data. In the event that pSemi decides to change the specifications, pSemi will notify customers of the intended changes by issuing a Customer Notification Form (CNF).
Product Brief	This document contains a shortened version of the data sheet. For the full data sheet, contact sales@psemi.com .

Contact and legal information

Sales contact	For additional information, contact Sales at sales@psemi.com .
Disclaimers	The information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user's own risk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.
Patent statement	pSemi products are protected under one or more of the following U.S. patents: http://patents.psemi.com

Copyright and trademarks

©2017–2025, pSemi Corporation. All rights reserved. The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP, and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.