24 IN

# 4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU54)



4

## FEATURES

- Digitally programmable in 16 delay steps
- Monotonic delay-versus-address variation
- Precise and stable delays
- Input & outputs fully 100K-ECL interfaced & buffered
- Available in 24-pin DIP (600 mil) socket or SMD

PDU54-xx DIP PDU54-xxM Military DIP

۸ GI

Ν

Ν

GI

Ν

Ν

#### **FUNCTIONAL DESCRIPTION**

The PDU54-series device is a 4-bit digitally programmable delay line. The delay,  $TD_A$ , from the input pin (IN) to the output pin (OUT) depends on the address code (A3-A0) according to the following formula:

$$TD_A = TD_0 + T_{INC} * A$$

where A is the address code,  $T_{INC}$  is the incremental delay of the device, and  $TD_0$  is the inherent delay of the device. The incremental delay is specified by the dash number of the device and can range from 100ps through 3000ps, inclusively. The address is not latched and must remain asserted during normal operation.

#### SERIES SPECIFICATIONS

- Total programmed delay tolerance: 5% or 40ps, whichever is greater
- Inherent delay (TD<sub>0</sub>): 3.3ns typical
- Address to input setup (T<sub>AIS</sub>): 2.9ns
- Operating temperature: 0° to 85° C
- **Temperature coefficient:** 100PPM/°C (excludes TD<sub>0</sub>)
- Supply voltage V<sub>EE</sub>: -5VDC ± 0.7V
- Power Supply Current: -300ma typical (50Ω to -2V)
- Minimum pulse width: 3ns or 10% of total delay, whichever is greater
- Minimum period: 8ns or 2 x pulse width, whichever is greater




Figure 1: Timing Diagram

#### ©1997 Data Delay Devices

#### 

N/C L	1 2	24	IN		
V/C [	2 2	30	N/C		23 N/C
ND [	3 2	2	VEE		22 VEE 21 A3
V/C [	4 2	210	A3		
V/C [	5 2	20	N/C	N/C 6	19 N/C
v/с г	6 1	9	N/C	N/C 7	18 A2
V/C [	7 1	86	A2		
	8 1	7H	A1	GND 9 OUT 10	16 VEE 15 A0
	9 1	6F	VEE	N/C 11	14 N/C
	10 1	5H	A0	N/C 12	13 N/C
	11 1	4H	N/C	PDU54-xxC4	SMD
	12 1	3	N/C	PDU54-xxMC	4 Mil SMD

## PIN DESCRIPTIONS

IN	Signal Input
OUT	Signal Output
A3-A0	Address Bits
VEE	-5 Volts
GND	Ground

#### DASH NUMBER SPECIFICATIONS

Part Number	Incremental Delay Per Step (ps)	Total Delay Change (ns)		
PDU54-100	$100\pm50$	1.50		
PDU54-200	$200\pm60$	3.00		
PDU54-250	$250\pm60$	3.75		
PDU54-400	400 ± 80	6.00		
PDU54-500	500 ± 100	7.50		
PDU54-750	750 ± 100	11.25		
PDU54-1000	$1000\pm200$	15.00		
PDU54-1200	$1200\pm200$	18.00		
PDU54-1500	$1500\pm200$	22.50		
PDU54-2000	$2000\pm400$	30.00		
PDU54-2500	$2500\pm400$	37.50		
PDU54-3000	$3000 \pm 500$	45.00		

NOTE: Any dash number between 100 and 3000 not shown is also available.

# **APPLICATION NOTES**

### ADDRESS UPDATE

The PDU54 is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1.

After the last signal edge to be delayed has appeared on the OUT pin, a minimum time,  $T_{OAX}$ , is required before the address lines can change. This time is given by the following relation:

 $T_{OAX} = max \{ (A_i - A_{i-1}) * T_{INC}, 0 \}$ 

where  $A_{i-1}$  and  $A_i$  are the old and new address codes, respectively. Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required  $T_{OAX}$  has elapsed.

### INPUT RESTRICTIONS


There are three types of restrictions on input pulse width and period listed in the **AC Characteristics** table. The **recommended**  conditions are those for which the delay tolerance specifications and monotonicity are guaranteed. The **suggested** conditions are those for which signals will propagate through the unit without significant distortion. The **absolute** conditions are those for which the unit will produce some type of output for a given input.

When operating the unit between the recommended and absolute conditions, the delays may deviate from their values at low frequency. However, these deviations will remain constant from pulse to pulse if the input pulse width and period remain fixed. In other words, the delay of the unit exhibits frequency and pulse width dependence when operated beyond the recommended conditions. Please consult the technical staff at Data Delay Devices if your application has specific high-frequency requirements.

Please note that the increment tolerances listed represent a design goal. Although most delay increments will fall within tolerance, they are not guaranteed throughout the address range of the unit. Monotonicity is, however, guaranteed over all addresses.

#### PACKAGE DIMENSIONS 24 23 22 21 20 19 18 17 16 15 14 13 .600 .580 ±.005 MAX .010 $\pm .002$ -1.270±.010 -Lead Material: Nickel-Iron alloy 42 380 TIN PLATE MAX .015 TYP .070 MAX .018 TYP .100 + .01011 Equal spaces each .100±.010 Non-Accumulative PDU54-xx (Commercial DIP) PDU54-xxM (Military DIP)

# PACKAGE DIMENSIONS (cont'd)



PDU54-xxC4 (Commercial SMD) PDU54-xxMC4 (Military SMD)

## **DEVICE SPECIFICATIONS**

PARAM	SYMBOL	MIN	TYP	UNITS	
Total Programmable	TD <sub>T</sub>		7	T <sub>INC</sub>	
Inherent Delay		TD <sub>0</sub>		3.3	ns
Address to Input Se	T <sub>AIS</sub>	2.9		ns	
Output to Address C	T <sub>OAX</sub>	See Text			
	Absolute	PERIN	20		% of $TD_T$
Input Period	Suggested	PERIN	40		% of $TD_T$
	Recommended	PERIN	200		% of $TD_T$
	Absolute	PW <sub>IN</sub>	10		% of $TD_T$
Input Pulse Width	Suggested	PW <sub>IN</sub>	20		% of $TD_T$
	Recommended	PW <sub>IN</sub>	100		% of $TD_T$

### TABLE 1: AC CHARACTERISTICS

#### TABLE 2: ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	$V_{EE}$	-7.0	0.3	V	
Input Pin Voltage	V <sub>IN</sub>	V <sub>EE</sub> - 0.3	0.3	V	
Storage Temperature	T <sub>STRG</sub>	-65	150	С	
Lead Temperature	T <sub>LEAD</sub>		300	С	10 sec

# TABLE 3: DC ELECTRICAL CHARACTERISTICS (0C to 85C)


PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
High Level Output Voltage	V <sub>OH</sub>	-1.025	-0.880	V	$V_{IH}$ = MAX,50 $\Omega$ to -2V
Low Level Output Voltage	V <sub>OL</sub>	-1.810	-1.620	V	$V_{IL}$ = MIN, 50 $\Omega$ to -2V
High Level Input Voltage	V <sub>IH</sub>	-1.165	-0.880	V	
Low Level Input Voltage	V <sub>IL</sub>	-1.810	-1.475	V	
High Level Input Current	I <sub>IH</sub>		340	μA	V <sub>IH</sub> = MAX
Low Level Input Current	I <sub>IL</sub>	0.5		μA	V <sub>IL</sub> = MIN

# DELAY LINE AUTOMATED TESTING

## **TEST CONDITIONS**

INPUT:		OUTPUT:	
Ambient Temperature:	$25^{\circ}C \pm 3^{\circ}C$	Load:	50Ω to -2V
Supply Voltage (Vcc):	$-4.5V\pm0.1V$	C <sub>load</sub> :	5pf ± 10%
Input Pulse:	Standard 100K ECL levels	Threshold:	(V <sub>OH</sub> + V <sub>OL</sub> ) / 2 (Rising & Falling)
Source Impedance:	50Ω Max.		
Rise/Fall Time:	1.0 ns Max. (measured between 20% and 80%)		
Pulse Width: Period:	PW <sub>IN</sub> = 10ns PER <sub>IN</sub> = 100ns		

**NOTE:** The above conditions are for test only and do not in any way restrict the operation of the device.



**Timing Diagram For Testing**