

PDMP007N065

7A ,650V N-CHANNEL


POWER MOSFET

Description:


The PDP 7N65 is an N-channel enhancement mode MOSFET, The self-aligned process and improved terminal technology reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for higher efficiency and system miniaturization.

Feature:

- $R_{DS(on)} < 1.4\Omega @ V_{GS}=10V$
- Low Gate Charge (typ 23nC)
- Fast Switching
- Improved ESD Capability
- Improved dv/dt Capability
- 100% Avalanche Energy Test



■ Symbol



PDMP007N065

■ Ordering Information

P/N	PACKAGE	PACKING CODE	UNIT WEIGHT(g)	MINIIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
PDMP007N065F	TO-220F	F	Approximate 1.7	50	1000	5000	TUBE
PDMP007N065A	TO-220	A	Approximate 2.0	50	1000	5000	TUBE
PDMP007N065C	TO-251	C	Approximate 0.4	75	4500	22500	TUBE
PDMP007N065D	TO-252	D	Approximate 0.4	2500	5000	25000	TAPE

■ Maximum Ratings (T_a=25°C Unless otherwise specified)

Parameter	Symbol		Value	Unit
Drain-Source Voltage	V _{DSS}		650	V
Continues Drain Current	I _D	T _c =25°C	7*	A
		T _c =100°C	4*	
Plused Drain Current (note 1)	I _{DM}		25	A
Gate-to-Source Voltage	V _{GS}		±30	V
Single Pulsed Avalanche Energy (note 2)	E _{AS}		612	mJ
Avalanche Current (note 1)	I _{AR}		7.0	A
Repetitive Avalanche Energy (note 1)	E _{AR}		14.5	mJ
Peak Diode Recovery (note 3)	dv/dt		4.5	V/ns
Power Dissipation	P _D T _c =25°C	TO-220	147	W
		TO-220F	48	
		TO-251/TO-252	51	
Power Dissipation Derating Factor	P _{D(DF)} Above 25°C	TO-220	1.18	W/°C
		TO-220F	0.26	
		TO-251/TO-252	0.39	
Operating and Storage Temperature Range	T _J , T _{STG}		150, -55 ~ +150	°C
Maximum Temperature for Soldering	T _L		300	°C

■ Electrical Characteristics (T_a=25°C Unless otherwise specified)

Off-Characteristics

Parameter	Symbol	Tests Conditions	Min	Type	Max	Unit
Drain-Source Breakdown Voltage	BV _{DSS}	I _D =250μA, V _{GS} =0V	650	-	-	V
Breakdown Voltage Temperature Coefficient	ΔBV _{DSS} / ΔT _J	I _D =250μA, referenced to 25°C	-	0.7	-	V/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =650V, V _{GS} =0V, T _c =25°C	-	-	1	μA
		V _{DS} =520V, T _c =125°C	-	-	10	
Gate-body leakage current, forward	I _{GSSF}	V _{DS} =0V, V _{GS} =30V	-	-	100	nA
Gate-body leakage current, reverse	I _{GSSR}	V _{DS} =0V, V _{GS} =-30V	-	-	-100	nA

On-Characteristics

Parameter	Symbol	Tests Conditions	Min	Type	Max	Unit
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D =250μA	2.0	-	4.0	V
Static Drain-Source On-Resistance	R _{DS(on)}	V _{GS} =10V, I _D =3.5A	-	1.1	1.4	Ω
Forward Transconductance	g _{fs}	V _{DS} = 40V, I _D =3.5A (note4)	-	4.0	-	S

Dynamic Characteristics

Parameter	Symbol	Tests Conditions	Min	Type	Max	Unit
Input capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1.0MHZ	-	1150	-	pF
Output capacitance	C _{oss}		-	92	-	pF
Reverse transfer capacitance	C _{rss}		-	2	-	pF

Switching Characteristics

Parameter	Symbol	Tests Conditions	Min	Type	Max	Unit
Turn-On delay time	$t_{d(on)}$	$V_{DD}=325V, I_D=7A, R_G=25\Omega$ (note 4, 5)	-	42	-	ns
Turn-On rise time	t_r		-	19	-	ns
Turn-Off delay time	$t_{d(off)}$		-	97	-	ns
Turn-Off Fall time	t_f		-	30	-	ns
Total Gate Charge	Q_g	$V_{DS}=520V, I_D=7A, V_{GS}=10V$ (note 4, 5)	-	23	-	nC
Gate-Source charge	Q_{gs}		-	6.5	-	nC
Gate-Drain charge	Q_{gd}		-	10	-	nC

Drain-Source Diode Characteristics and Maximum Ratings

Parameter	Symbol	Tests Conditions	Min	Type	Max	Unit
Maximum Continuous Drain-Source Diode Forward Current		I_S	-	-	7	A
Maximum Pulsed Drain-Source Diode Forward Current		I_{SM}	-	-	25	A
Drain-Source Diode Forward Voltage	V_{SD}	$V_{GS}=0V, I_S=7A$	-	-	1.4	V
Reverse recovery time	t_{rr}	$V_{GS}=0V, I_S=7A$ $di/dt=100A/\mu s$ (note 4)	-	415	-	ns
Reverse recovery charge	Q_{rr}		-	4.3	-	μC

■ Thermal Characteristics ($T_A=25^\circ C$ Unless otherwise specified)

Parameter	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{th(j-c)}$	TO-220	1.25
		TO-220F	3.79
		TO-251/TO-252	2.5
Thermal Resistance, Junction to Ambient	$R_{th(j-A)}$	TO-220	62.5
		TO-220F	62.5
		TO-251/TO-252	83

* Drain current limited by maximum junction temperature

Notes:

- 1: Pulse width limited by maximum junction temperature
- 2: $L=25mH, I_{AS}=7A, V_{DD}=50V, R_G=25\Omega$, Starting $T_J=25^\circ C$
- 3: $I_{SD} \leq 7A, di/dt \leq 300A/\mu s, V_{DD} \leq BV_{DSS}$, Starting $T_J=25^\circ C$
- 4: Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycles $\leq 2\%$
- 5: Essentially independent of operating temperature

■ Test Circuits And Waveforms




Fig.1 Resistive Switching Test Circuit & Waveforms




Fig.2 Gate Charge Test Circuit & Waveform




Fig.3 Unclamped Inductive Switching Test Circuit & Waveforms

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, PDP Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

PDP reserves the right to make changes, corrections, enhancements, modifications, and improvements to PDP products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on PDP products before placing orders.

For further information on technology, delivery terms and conditions and prices, please contact PDP sales.

© 2023 PDP Semiconductor– All Rights Reserved