32K x 9 Bit Fast CMOS Synchronous Static RAM with Burst Counter

Features

- ☐ Interfaces directly with the i486TM, PentiumTM processors (66.6, 60, 50, 40 and 33.3 MHz)
- ☐ High speed access and cycle times
 - Clock to data valid times: 9,10,12,14 and 19 ns
 - Cycle times: 15, 16.6, 20, 25, and 30 ns
- ☐ High density 32K x 9 architecture
- ☐ Choice of 5V or 3.3V±10% output Vcc for output level compatibility
- ☐ Self-timed write cycle
- ☐ Internal burst read/write address counter
- ☐ Internal write registers (address, data, and control)
- ☐ Packages: 44 pin PLCC

Description


The PDM44259 is a high performance synchronous CMOS static RAM organized as 32,768 x 9 bits. This product which is produced in Paradigm's proprietary CMOS technology integrates a high-speed SRAM array, input registers (address, data, and control), and a clock input to achieve synchronous read and write access. The PDM44259 was designed with specific control inputs and features to support high-performance secondary cache designs for the i486 and Pentium™ architectures.

The PDM44259 internal self-timed write logic and input data and address registers eliminate the need for external write pulse generation and permit simplified self-timed write cycles triggered by the rising edge of the clock.

The internal burst address counter accepts the first cycle address from the processor, then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.


The PDM44259 is available in a 44 pin plastic leaded chip carrier (PLCC). Multiple power and ground pins minimize effects induced by output noise. Separate power pins are provided for DQ0-DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.

Functional Block Diagram



14 i486, Pentium, are trademarks of Intel Corp.

Pin Assignment



Pin Descriptions

Pin	In/Out	Description	Pin	In/Out	Description			
A0-A14	1	Address	ADV	i	Burst Address Advance			
K	1	Clock	DQ0-DQ8	1/0	Data Input/Output			
W	I	Write Enable	VCC		+5 Power Suypply			
G	i	Output Enable	VCCQ		Output Buffer Power Supply			
S0, S1	1	Chip Selects	VSS		Ground			
ADSP	1	Address Status Processor	VSSQ		Output Buffer Ground			
ADSP	1	Address Status Controller	<u> </u>					

All registers are positive-edge triggered. The ADSC or ADSP signals control the start of the next burst. When ADSP is sampled low, any ongoing burst is interrupted and a read (independent of W and ADSC) is performed using the new external address. When ADSC is sampled low (and ADSP is sampled high), any ongoing burst is interrupted and a read or write (dependent on W) is performed using the new external address. chip selects (S0, ST) are sampled only when a new base address is loaded. After the first cycle of the burst, W determines whether the next cycle is a read or write cycle, and ADV controls the advance of the address counter. When ADV is sampled low, the internal address is advanced prior to the operation. When ADV is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See BURST SEQUENCE TABLE.

Synchronous Truth Table (See Notes 1, 2, 3, and 4)

S0	S 1	ADSP	ADSC	ADV	W	К	Address Used	Operation
L	Х	L,	Х	Х	Х	L-H	NA	Deselected
Х	Н	Х	L	Χ	Х	L-H	N/A	Deselected
Н	L	L	Х	Х	Х	L-H	External Address	Read Cycle, Begin Burst
Н	L.	Н	L	Х	L	L-H	External Address	Write Cycle, Begin Burst
Н	L	Н	L	Х	Н	L-H	External Address	Read Cycle, Begin Burst
X	Х	Н	Н	L	L	L-H	Next Address	Write Cycle, Continue Burst
Х	Х	Н	Н	L	Н	L-H	Next Address	Read Cycle, Continue Burst
Х	Х	Н	Н	Н	L	L-H	Current Address	Write Cycle, Suspend Burst
Х	Х	Н	Н	Н	Н	L-H	Current Address	Read Cycle, Suspend Burst

- NOTE: 1. X means Don't Care.
 - 2. All inputs except G must meet setup and hold times for the low-to-high transition of clock (K).
 - 3. S represents S0 and $\overline{S1}$. T implies $\overline{S1}$ = L and S0 = H; F implies $\overline{S1}$ = H or S0 = L.
 - 4. Wait states are inserted by suspending burst.

Asynchronous Truth Table (See Notes 1 and 2)

Operation	G	VO Status
Read	L	Data Out (DQ0-DQ8)
Read	Н	High-Z
Write	X	High-Z Data In (DQ0-DQ8)
Deselected	X	High-Z

- NOTE: 1. X means Don't Care.
 - 2. For a write operation following a read operation, G must be high before the input data required setup time and held high through the input data hold time.

Burst Sequence Table

External Address	A1	A0
1st Burst Address	A1	ÄÖ
2nd Burst Address	AT	A0
3rd Burst Address	AT	AO

NOTE: Upon completion, the burst wraps around to its initial state.

Absolute Maximum Ratings (1)

Symbol	Rating	Value	Unit
V _{CC}	Power Supply Voltage	-0.5 to +7.0	V
V _{CCQ}	Output Power Supply Voltage	-0.5 to V _{CC}	٧
V _{IN} , V _{OUT}	Voltage Relative to V _{SS}	-0.5 to V _{CC} +0.5	٧
lout	Output Current (per I/O)	±20	mA
P _D	Power Dissipation (T _A = 70°C, V _{CC} = 5V, t _{KHKH} = 20 ns	1.2	W
TBIAS	Temperature Under Bias	-10 to +85	°C
TA	Operating Temperature	0 to +70	°C
T _{STG}	Storage Temperature	-55 to +125	°C

NOTE:1.Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit		
V _{CC}	Supply Voltage		4.75	5.0	5.25	V	
V _{CCQ}	Output Supply Voltage	5V	4.5	5.0	5.5	٧	
·		3.3V	3.0	3.3	3.6	V	
V _{SS}	Reference Voltage	· 	0	0	0	٧	
Commercial	Ambient Temperature Range		0	25	70	°C	

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 5\%$)

Symbol	Parameter	Test Conditions	PDM4	4259S	PDM4	Unit	
			Min.	Max.	Min.	Max.	
ILI	Input Leakage Current	V _{CC} = MAX., V _{IN} = GND to V _{CC}	-5	5	-2	2	μА
I _{LO}	Output Leakage Current	V _{CC} = MAX., V _{OUT} = GND to V _{CC} S1 = V _{IH} or S0 = V _{IL}	-5	5	-2	2	μА
V _{OL}	Output Low Voltage	I _{OL} =8mA, V _{CC} = Min. I _{OL} = 10mA, V _{CC} = Min.		0.4 0.5		0.4 0.5	V V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.	2.4		2.4		٧
V _{IH}	Input High Voltage		2.2	6	2.2	6	٧
V _{IL}	Input Low Voltage		-0.5 ⁽¹⁾	0.8	-0.5 ⁽¹⁾	0.8	٧

NOTE: 1. $V_{IL}(min) = -3.0V$ for pulse width less than 20ns.

Power Supply Characteristics

Symbol	Parameter	Power	9	10	12	14	19 ns	Unit
Icc	Dynamic Operating Current ST = V _{IL} , S0 = V _{IH}	S	240	220	200	180	180	mA
	Vcc = Max., Outputs Open $f = f_{MAX} = 1/t_{RC}$	L	230	210	190	170	170	mA
I _{SB}	Standby Current (TTL Level) ST ≥ V _{IH} or S0 ≤ V _{IL}	S	90	80	70	60	60	mA
	Vcc = Max., Outputs Open $f = f_{MAX} = 1/t_{RC}$	L	80	70	60	50	50	mA

NOTES: 1. All Values are maximum guaranteed values. $V_{LC} \le 0.2V$, $V_{HC} \ge V_{CC}$ - 0.2V

Capacitance⁽¹⁾ $(T_A = +25^{\circ}C, f=1.0 \text{ Mhz})$

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pf
C _{OUT}	Output Leakage Current	V _{OUT} = 0V	8	pf

NOTE:1. This parameter is determined by device characterization but is not production tested.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See figures 1 and 2




Figure 1. Output Load Equivalent

Figure 2. Output Load Equivalent (for t_{LZ}, t_{CZ}, t_{OHZ}, t_{OLZ})
*including scope and test jig capacitor


Read/Write Cycle Timing (See Notes 1, 2, 3)

		Alternate	-09		-1	10	-12		-14		-19		
Parameter	Symbol	Symbol	Min.	Max.	Units								
Cycle time	tĸнкн	tcyc	15		16.6		20		25		30		ns
Clock access time, 50 pF Load	tKHQV	t _{CD}		9		10		12		14		19	ns
Clock access time, 0 pF Load	t _{KHQVO}	t _{CDO}		7.5		8.5		10		12		16	ns
Output enable to output valid	t _{GLQV}	^t OE		5		5		6		7		8	ns
Clock high to output active	tkHQX	tDC	3		3		3		3		3		ns
Output enable to output active ⁽⁴⁾	tGLQX	tolz	0		0		0		0		0		ns
Output disable to Q high Z ⁽⁴⁾	^t GHQZ	t _{OHZ}	2	5	2	5	2	6	2	7	2	8	ns
Clock High to Q high Z ⁽⁴⁾	[‡] KHQZ	t _{CZ}		6		6		7		8		9	ns
Clock High to Q Low Z ⁽⁴⁾	tkhlz	t _{LZ}	3		3		3		3		3		ns
Clock high pulse width	t _{KHKL}	t _{CH}	4		5		6		7		8		ns
Clock low pulse width	t _{KLKH}	t _{CL}	4		5		6		7		8		ns
Setup times for: ⁽⁵⁾ Address	t _{AVKH}	t _{AS}	2.5		2.5		3		3		3		ns
Address Status	t _{ADSVKH}	tss											
Data in	t _{DVKH}	tos				:	!						
Write	twvkH	tws											
Address Advance	t _{ADVVKH}												
Chip Select	t _{sovk} H	ļ											
	t _{S1VKH}												
Hold times for: (5) Address	t _{KHAX}	t _{AH}	0.5		0.5		0.5		0.5		0.5		ns
Address Status	^t KHADSX	tsH											
Data in	^t KHDX	t _{DH}											
Write	^t ĸнwx	twH											
Address Advance	^t KHADVX												
Chip Select	t _{KHS0X}												
	^t ĸHS1X												

Notes:

- 1. A read cycle is defined by W high or ADSP low for the set-up and hold times. A write cycle is defined by W low for the set-up and hold times.
- 2. All read and write cycle timings are referenced from (K).
- 3. G is a don't care when W is sampled low.
- 4. Transition is measured ±200mV from steady-state voltage with load of Figure 2. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{GHQZ} max is less than t_{GLQX} min for a given device and from device to device.
- 5. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for *ALL* rising edges of clock (K). Chip Select must be true (ST low and S0 high) at each rising edge of clock for the device (when ADSP or ADSC is low) to remain enabled. Timings for ST and S0 are similar.

Read Cycle




NOTE:

Q1(A2) represents the first output data from the base address A2;


Q2(A2) represents the next output data in the burst sequence with A2 as the base address.

Write Cycle




Note: W is ignored for the first cycle when ADSP initiates the burst. ADSP active loads a new base address and forces the first cycle to be a read cycle.

Combined Read/Write Cycle



Note: W is ignored for the first cycle when ADSP initiates the burst. ADSP active loads a new base address and forces the first cycle to be a read cycle.

Ordering Information



Chip PDM44259

Package Type 44 pin Plastic LCC