# **General Purpose Peak EMI Reduction IC**

## **Product Description**

The PCS3PS550A is a versatile 2.3 V to 3.6 V, Timing–Safe<sup>™</sup>, spectrum frequency modulator designed specifically for a wide range of clock frequencies. The PCS3PS550A reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of all clock dependent signals. The PCS3PS550A allows significant system cost savings by reducing the number of circuit board layers ferrite beads, shielding that are traditionally required to pass EMI regulations.

### Features

- LVCMOS Peak EMI reduction IC
- Input Clock Frequency: 18 MHz 36 MHz
- Output Clock Frequency: 18 MHz 36 MHz
- Eight different selectable Spread options
- Power Down option for power save
- Supply Voltage: 2.3 V 3.6 V
- 8-pin WDFN, 2 mm x 2 mm (TDFN) Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


### Applications

• The PCS3PS550A is targeted towards consumer electronic applications.




# **ON Semiconductor®**

http://onsemi.com




- M = Date Code
- = Pb-Free Device



### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

1



www.DataSheet4U.com

#### Figure 1. Block Diagram

PCS3PS550A modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called 'spread spectrum clock generation'. PCS3PS550A accepts an input from an external reference clock and locks to a 1x modulated clock output. SR0, SR1 and SR2 pins enable selecting one of the eight different frequency deviations (Refer *Frequency Deviation Selection table*). PCS3PS550A also features power down option for power save. PCS3PS550A operates over a supply voltage range of 2.3 V to 3.6 V. PCS3PS550A is available in an 8 Pin WDFN, (2 mm x 2 mm) Package.

Pin#	Pin Name	Туре	Description
1	CLKIN	I	External reference clock input.
2	SR2	I	Digital logic input used to select Spreading Range. There is NO default state. Refer Frequency Deviation Selection Table.
3	PD#	I	Power-down control pin. Powers down the entire chip. There is NO default state. Pull low to enable power-down mode. Connect to VDD to disable Power Down. Output Clock will be LOW when power down is enabled
4	VSS	Р	Ground connection.
5	ModOUT	0	Spread Spectrum Clock Output.
6	SR1	I	Digital logic input used to select Spreading Range. This pin has an internal pull-up resistor. <i>Refer Modulation Selection Table.</i>
7	SR0	I	Digital logic input used to select Spreading Range. There is NO default state. Refer Frequency Deviation Selection Table.
8	VDD	Р	Power supply for the entire chip

#### Table 1. PIN DESCRIPTION

# Table 2. FREQUENCY DEVIATION SELECTION TABLE

SR2	SR1	SRO	Spreading Range (±%) (@ 24 MHz)
0	0	0	1
0	0	1	2.5
0	1	0	1.25
0	1	1	1.5 <sup>vww.DataSheei</sup> 4U.com
1	0	0	0.4
1	0	1	0.75
1	1	0	1.75
1	1	1	2

# Table 3. OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
V <sub>DD</sub>	Supply Voltage with respect to $V_{SS}$	2.3	3.6	V
T <sub>A</sub>	Operating temperature	-20	+85	°C
CL	Load Capacitance		15	pF
C <sub>IN</sub>	Input Capacitance		7	pF

# Table 4. ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Rating	Unit
$V_{DD}, V_{IN}$	Voltage on any input pin with respect to VSS	-0.5 to +4.6	V
T <sub>STG</sub>	Storage temperature	-65 to +125	°C
T <sub>A</sub>	Operating temperature	-40 to +85	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
TJ	Junction Temperature	150	°C
T <sub>DV</sub>	Static Discharge Voltage (As per JEDEC STD22-A114-B)	2	kV

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Symbol	Parameter	Min	Тур	Max	Unit
$V_{DD}$	Supply Voltage with respect to V <sub>SS</sub>	2.3	2.8	3.6	V
V <sub>IH</sub>	Input high voltage	0.65 * V <sub>DD</sub>			V
V <sub>IL</sub>	Input low voltage			0.3 * V <sub>DD</sub>	V
I <sub>IH</sub>	Input high current (SR1 control pin)			50	μ <b>A</b> DataShe
I <sub>IL</sub>	Input low current (SR1 control pin)			50	μA
V <sub>OH</sub>	Output high voltage (I <sub>OH</sub> = -8 mA)	0.75 * V <sub>DD</sub>			V
V <sub>OL</sub>	Output low voltage (I <sub>OL</sub> = 8 mA)			0.2 * V <sub>DD</sub>	V
I <sub>CC</sub>	Static supply current (PD# pulled to V <sub>SS</sub> )			1	μΑ
I <sub>DD</sub>	Dynamic supply current (Unloaded Output @ 24 MHz)		6	9	mA
Z <sub>OUT</sub>	Output impedance		40		Ω

## Table 5. DC ELECTRICAL CHARACTERISTICS

# Table 6. AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	
CLKIN	Input Clock frequency	18	24	36	MHz	
ModOUT	Output Clock frequency	18	24	36	MHz	
t <sub>LH</sub> (Note 1)	Output rise time (Measured between 20% to 80%)	Unloaded Output		0.8	1.2	ns
		CL = 15 pF	1	2.4	3	
t <sub>HL</sub> (Note 1)	Output fall time (Measured between 80% to 20%)	Unloaded Output	1	0.6	1	ns
		CL = 15 pF	1	1.9	2.8	
t <sub>JC</sub> (Note 1)	Jitter (cycle to cycle) Unloaded Outpu		±175	±250	ps	
t <sub>D</sub> (Note 1)	Output duty cycle	45	50	55	%	
t <sub>ON</sub> (Note 1)	PLL lock Time (Stable power supply, valid clock presented on CLKIN pin, PD# toggled from Low to High)				3	ms
fd <sub>var</sub>	Frequency Deviation Variation across PVT			±2.5	±5	%

1. Parameter is guaranteed by design and characterization. Not 100% tested in production




Figure 2. Typical Application Schematic

# **PCB Layout Recommendation**

For optimum device performance, following guidelines are recommended.

- Dedicated V<sub>DD</sub> and GND planes.
- The device must be isolated from system power supply noise. A 0.1µF and a 2.2 µF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between the decoupling capacitor and VDD pin. The PCB trace to VDD pin and the ground via should be kept as short as possible. All the VDD pins should have decoupling capacitors.
- In an optimum layout all components are on the same side of the board, minimizing vias through other signal layers.

A typical layout is shown in the figure




Figure 3.

### **ORDERING INFORMATION**


Part Number	Top Marking	Temperature	Package Type	<b>Shipping</b> <sup>†</sup>
PCS3PS550AG-08CR	CA	–20°C to +85°C	8L– WDFN(TDFN) (Pb–Free)	Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*A "microdot" placed at the end of last row of marking or just below the last row toward the center of package indicates Pb-Free.

www.DataSheet4U.com

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Timing-Safe is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use patent shall claims and so for the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for seale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative