

# **PBSS4160V**

# 60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor Rev. 03 — 11 December 2009

Product data sheet

## **Product profile**

## 1.1 General description

Low V<sub>CEsat</sub> (BISS) NPN transistor in a SOT666 plastic package.

PNP complement: PBSS5160V.

#### 1.2 Features

- Low collector-emitter saturation voltage V<sub>CEsat</sub>
- High collector current capability I<sub>C</sub> and I<sub>CM</sub>
- High efficiency, reduces heat generation
- Reduces printed-circuit board area required
- Cost effective replacement for medium power transistor BCP55 and BCX55

## 1.3 Applications

- Major application segments:
  - Automotive
  - Telecom infrastructure
  - Industrial
- Power management:
  - ◆ DC-to-DC conversion
  - Supply line switching
- Peripheral driver:
  - Driver in low supply voltage applications (e.g. lamps and LEDs)
  - ◆ Inductive load driver (e.g. relays, buzzers and motors)

### 1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{CEO}$	collector-emitter voltage	open base		-	-	60	V
I <sub>C</sub>	collector current (DC)		[1]	-	-	1	Α
$I_{CM}$	peak collector current	$t = 1 \text{ ms or limited by } T_{j(max)}$		-	-	2	Α
R <sub>CEsat</sub>	equivalent on-resistance	$I_C = 1 A$ ; $I_B = 100 \text{ mA}$	[2]	-	200	250	mΩ

<sup>[1]</sup> Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated, 1 cm<sup>2</sup> collector mounting pad.

[2] Pulse test:  $t_p \le 300~\mu s;~\delta \le 0.02.$ 





2 of 14

60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

#### **Pinning information** 2.

Table 2 Discrete pinning

Table 2.	Discrete piriting		
Pin	Description	Simplified outline	Symbol
1, 2, 5, 6	collector		4.0.5.0
3	base	6 5 4	1, 2, 5, 6 
4	emitter		3 — 4 sym014

#### **Ordering information** 3.

Table 3. **Ordering information** 

Type number	Package				
	Name	Description	Version		
PBSS4160V	-	plastic surface mounted package; 6 leads	SOT666		

# **Marking**

**Product data sheet** 

Table 4. **Marking codes** 

Type number	Marking code
PBSS4160V	41


## 5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CBO}$	collector-base voltage	open emitter	-	80	V
$V_{CEO}$	collector-emitter voltage	open base	-	60	V
$V_{EBO}$	emitter-base voltage	open collector	-	5	V
Ic	collector current (DC)		<u>[1]</u> _	0.9	Α
			[2]	1	
I <sub>CM</sub>	peak collector current	$t = 1$ ms or limited by $T_{j(max)}$	-	2	Α
I <sub>B</sub>	base current (DC)		-	300	mΑ
I <sub>BM</sub>	peak base current	$t_p \leq 300~\mu s;~\delta \leq 0.02$	-	1	Α
P <sub>tot</sub>	total power dissipation	$T_{amb} \le 25  ^{\circ}C$	<u>[1]</u> -	300	mW
			[2] _	500	mW
Tj	junction temperature		-	150	°C
T <sub>amb</sub>	ambient temperature		-65	+150	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, 1 cm<sup>2</sup> collector mounting pad.




## 6. Thermal characteristics

**NXP Semiconductors** 

Table 6. Thermal characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$R_{th(j-a)}$		in free air	[1]	-	-	415	K/W
	to ambient		[2]	-	-	250	K/W

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, 1 cm<sup>2</sup> collector mounting pad.



Mounted on FR4 PCB; standard footprint

- (1)  $\delta = 1$
- (2)  $\delta = 0.75$
- (3)  $\delta = 0.5$
- (4)  $\delta = 0.33$
- (5)  $\delta = 0.2$
- (6)  $\delta = 0.1$
- (7)  $\delta = 0.05$
- (8)  $\delta = 0.02$
- (9)  $\delta = 0.01$
- (10)  $\delta = 0$

Fig 2. Transient thermal impedance as a function of pulse time; typical values

NXP Semiconductors PBSS4160V

## 60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

## 7. Characteristics


Table 7. Characteristics

 $T_{amb} = 25$  °C unless otherwise specified.

0	D	0		N.A.:	T	N. 4	11!1
-	Parameter	Conditions		Min	Тур	Max	Unit
$I_{CBO}$	collector-base	$V_{CB} = 60 \text{ V}; I_E = 0 \text{ A}$		-	-	100	nA
	cut-off current	$V_{CB} = 60 \text{ V}; I_E = 0 \text{ A};$ $T_j = 150 ^{\circ}\text{C}$		-	-	50	μА
I <sub>CES</sub>	collector-emitter cut-off current	$V_{CE} = 60 \text{ V}; V_{BE} = 0 \text{ V}$		-	-	100	nA
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = 5 \text{ V}; I_{C} = 0 \text{ A}$		-	-	100	nA
h <sub>FE</sub>	DC current gain	$V_{CE} = 5 \text{ V}; I_{C} = 1 \text{ mA}$		250	400	-	
		$V_{CE} = 5 \text{ V}; I_{C} = 500 \text{ mA}$	[1]	200	350	-	
		V <sub>CE</sub> = 5 V; I <sub>C</sub> = 1 A	[1]	100	150	-	
OLOGI	collector-emitter	$I_C = 100 \text{ mA}; I_B = 1 \text{ mA}$		-	90	110	mV
	saturation voltage	$I_C = 500 \text{ mA}; I_B = 50 \text{ mA}$		-	110	140	mV
		I <sub>C</sub> = 1 A; I <sub>B</sub> = 100 mA	[1]	-	200	250	mV
V <sub>BEsat</sub>	base-emitter saturation voltage	$I_C = 1 \text{ A}; I_B = 50 \text{ mA}$		-	0.95	1.1	V
R <sub>CEsat</sub>	equivalent on-resistance	$I_C = 1 \text{ A}; I_B = 100 \text{ mA}$	<u>[1]</u>	-	200	250	mΩ
$V_{BEon}$	base-emitter turn-on voltage	$V_{CE} = 5 \text{ V}; I_{C} = 1 \text{ A}$		-	0.82	0.9	V
t <sub>d</sub>	delay time	$V_{CC} = 10 \text{ V}; I_C = 0.5 \text{ A};$		-	11	-	ns
t <sub>r</sub>	rise time	$I_{Bon} = 25 \text{ mA}; I_{Boff} = -25 \text{ mA}$		-	78	-	ns
t <sub>on</sub>	turn-on time			-	90	-	ns
t <sub>s</sub>	storage time			-	340	-	ns
t <sub>f</sub>	fall time			-	160	-	ns
t <sub>off</sub>	turn-off time			-	500	-	ns
f <sub>T</sub>	transition frequency	$I_C = 50 \text{ mA}; V_{CE} = 10 \text{ V};$ f = 100 MHz		150	220	-	MHz
C <sub>c</sub>	collector capacitance	$V_{CB} = 10 \text{ V}; I_E = I_e = 0 \text{ A};$ f = 1 MHz		-	5.5	10	pF

<sup>[1]</sup> Pulse test:  $t_p \le 300~\mu s;~\delta \le 0.02.$ 

60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor




$$V_{CE} = 5 V$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 3. DC current gain as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 10$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 5. Collector-emitter saturation voltage as a function of collector current; typical values




$$V_{CE} = 5 V$$

(1) 
$$T_{amb} = -55 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = 100 \, ^{\circ}C$$

Fig 4. Base-emitter voltage as a function of collector current; typical values



$$I_{\rm C}/I_{\rm B} = 20$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$


(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 6. Collector-emitter saturation voltage as a function of collector current; typical values

**PBSS4160V** 


## 60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor



$$T_{amb} = 25 \, ^{\circ}C$$

- (1)  $I_C/I_B = 100$
- (2)  $I_C/I_B = 50$

Fig 7. Collector-emitter saturation voltage as a function of collector current; typical values



$$I_{\rm C}/I_{\rm B} = 20$$


- (1)  $T_{amb} = -55 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = 100 \, ^{\circ}C$

Fig 8. Base-emitter saturation voltage as a function of collector current; typical values

NXP Semiconductors

**PBSS4160V** 


## 60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor



 $T_{amb} = 25 \, ^{\circ}C$ 

- (1)  $I_B = 60 \text{ mA}$
- (2)  $I_B = 54 \text{ mA}$
- (3)  $I_B = 48 \text{ mA}$
- (4)  $I_B = 42 \text{ mA}$
- (5)  $I_B = 36 \text{ mA}$
- (6)  $I_B = 30 \text{ mA}$
- (7)  $I_B = 24 \text{ mA}$
- (8)  $I_B = 18 \text{ mA}$
- (9)  $I_B = 12 \text{ mA}$
- (10)  $I_B = 6 \text{ mA}$

Fig 9. Collector current as a function of collector-emitter voltage; typical values




 $I_{\rm C}/I_{\rm B} = 20$ 


- (1)  $T_{amb} = 100 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -55 \, ^{\circ}C$

Fig 10. Equivalent on-resistance as a function of collector current; typical values

9 of 14

## 60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor





## 8. Package outline

### Plastic surface-mounted package; 6 leads

**SOT666** 




Fig 13. Package outline SOT666

© NXP B.V. 2009. All rights reserved.

**PBSS4160V** 

11 of 14

60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

## 9. Packing information

### Table 8. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description	Packing quantity
			4000
PBSS4160V	SOT666	4 mm pitch, 8 mm tape and reel	-115

<sup>[1]</sup> For further information and the availability of packing methods, see Section 12.

NXP Semiconductors PBSS4160V

60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

## 10. Revision history

### Table 9. Revision history

Document ID       Release date       Data sheet status       Change notice       Supersedes         PBSS4160V_3       20091211       Product data sheet       -       PBSS4160V_2         Modifications:       • This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the technical content.       • Table 2 "Discrete pinning": updated         • Figure 13 "Package outline SOT666": updated       • PBSS4160V_2       20050131       Product data sheet       -       PBSS4160V_1         PBSS4160V_1       20040423       Objective data sheet       -       -       -					
Modifications:  • This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the technical content.  • Table 2 "Discrete pinning": updated  • Figure 13 "Package outline SOT666": updated  PBSS4160V_2  20050131 Product data sheet - PBSS4160V_1	Document ID	Release date	Data sheet status	Change notice	Supersedes
including new legal definitions and disclaimers. No changes were made to the technical content.  • Table 2 "Discrete pinning": updated  • Figure 13 "Package outline SOT666": updated  PBSS4160V_2 20050131 Product data sheet - PBSS4160V_1	PBSS4160V_3	20091211	Product data sheet	-	PBSS4160V_2
PBSS4160V_2 20050131 Product data sheet - PBSS4160V_1	Modifications:	including new le content.	egal definitions and disclair		
PBSS4160V_2 20050131 Product data sheet - PBSS4160V_1		<ul> <li>Table 2 "Discret</li> </ul>	te pinning": updated		
		<ul><li>Figure 13 "Pack</li></ul>	cage outline SOT666": upd	ated	
PBSS4160V_1 20040423 Objective data sheet	PBSS4160V_2	20050131	Product data sheet	-	PBSS4160V_1
	PBSS4160V_1	20040423	Objective data sheet	-	-

NXP Semiconductors PBSS4160V

60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

## 11. Legal information

#### 11.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 11.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 11.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

#### 11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 12. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

PBSS4160V\_3 © NXP B.V. 2009. All rights reserved.

**NXP Semiconductors** 

# **PBSS4160V**

## 60 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

## 13. Contents

1	Product profile
1.1	General description 1
1.2	Features
1.3	Applications
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Marking 2
5	Limiting values
6	Thermal characteristics 4
7	Characteristics 5
8	Package outline
9	Packing information 11
10	Revision history
11	Legal information
11.1	Data sheet status
11.2	Definitions
11.3	Disclaimers
11.4	Trademarks
12	Contact information
13	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





founded by