

# PBL 3739 Subscriber Line Interface Circuit

### Description

The PBL 3739 Subscriber Line Interface Circuit (SLIC) is a bipolar integrated circuit in 75V technology, which performs the telephone line interface function.

The programmable battery feed circuit incorporates a switching regulator to minimize on-chip power dissipation and to maintain line feed characteristics independent of battery variations.

Tip-ring polarity is reversible without altering SLIC supervisory and voice frequency (vf) signal functions. In addition, tip and ring outputs can be forced to high-impedance states. These and other operating modes can be set via a parallel four-bit control word.

An external resistor sets the off-hook detector threshold current. The ring trip detector can operate with both balanced and unbalanced ringing systems. A ground key/ ring ground detector examinesthe presence of longitudinal dc current. All detectors are read via a common output.

Ring and test relay drivers are provided.


A stand-by mode minimizes power dissipation while leaving the supervisory functions active.

The two-wire impedance is set by a single lumped-element network.

2-wire to 4-wire and 4- to 2-wire signal conversion is provided by the SLIC in conjunction with either conventional or programmable CODEC/filters.


Longitudinal line voltages are suppressed by a control loop within the SLIC.

The SLIC package is a 44-pin quad cerpac.



### **Key features**

- On-chip switching regulator to minimize power dissipation
- Programmable line-feed resistance
- Line feed characteristics independent of battery variations
- Tip-ring polarity reversal function
- · Tip, ring open circuit states
- Programmable off-hook detector
- Ring trip/ring ground detector
- Ring and test relay drivers
- Line terminating impedance (complex or real) set by a simple external network
- Hybrid function with conventional or programmable CODEC/filters
- · Longitudinal signal suppression





## **Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Temperature				
Storage temperature range	T <sub>Stg</sub>	-55	150	°C
Operating temperature range	T <sub>Amb</sub>	0	70	°C
Operating junction temperature range, Note 1	T <sub>J</sub>		125	°C
Power supply, dissipation				
V <sub>CC</sub> with respect to AGND	V <sub>cc</sub>	-0.4	7	V
V <sub>EE</sub> with respect to AGND	VEE	-7	0.4	V
V <sub>Bat</sub> with respect to BGND	V <sub>Bat</sub>	-70	0.4	V
Dissipation at T <sub>Amb</sub> = 70°C, Note 14			1.5	w
$R_L = 50 \text{ ohms}, R_{Feed} = 2 \cdot 250 \text{ ohms}$				
Ground				
Voltage between AGND and BGND		-0.3	0.3	V
Switching regulator				
Peak current through regulator switch	LPeak		150	mA
Peak regulator switch-off voltage	V <sub>L</sub>		2	V
Relay drivers				
Test relay supply voltage	V <sub>Test</sub>	V <sub>Bat</sub>	V <sub>cc</sub>	V
Ring relay supply voltage	V <sub>Ring</sub>	V <sub>Bat</sub>	V <sub>cc</sub>	
Test relay current	I <sub>Test</sub>		50	mA
Ring relay current	Ring		50	mA
Ring trip comparator				
Input voltage	$V_{DT}, V_{DR}$	V <sub>Bat</sub>	0	V
Input current, t <sub>p</sub> = 10 ms	I <sub>DT</sub> , I <sub>DR</sub>	-2	2	mA
Digital inputs, outputs $C_1 - C_4$ , $E_0$ , $E_1$ , $\overline{DET}$ , CHCLK				
Input voltage	V <sub>ID</sub>	-0.4	V <sub>cc</sub>	V
Output voltage (DET not active)	V <sub>OD</sub>	-0.3	V <sub>cc</sub>	V
Output current	OD		3	mA
TIPX and RINGX terminals				
TIPX or RINGX voltage, continuous referenced to AGND, Note 2	V <sub>TA</sub> , V <sub>RA</sub>	V <sub>Bat</sub>	1	V
TIPX or RINGX, pulse < 10ms, t <sub>rep</sub> > 10s, Note 2	V <sub>TA</sub> , V <sub>RA</sub>	V <sub>Bat</sub>	5	V
TIPX or RINGX, pulse < 1μs, t <sub>rep</sub> > 10s, Note 2	V <sub>TA</sub> , V <sub>RA</sub>	V <sub>Bat</sub> -20	10	V
TIP or RING, pulse < 250ns, t <sub>rep</sub> > 10s, Note 13	$V_{TA}, V_{RA}$	V <sub>Bat</sub> -50	15	V
TIPX or RINGX current	l <sub>M</sub>	-105	105	m <b>A</b>

# **Recommended Operating Conditions, Note 3**

Parameter	Symbol	Min	Max	Unit
Ambient temperature	T <sub>Amb</sub>	0	70	°C
V <sub>cc</sub> with respect to AGND	V <sub>cc</sub>	4.75	5.25	V
V <sub>EE</sub> with repect to AGND	V <sub>EE</sub>	-5.25	-4.75	V
V <sub>Bat</sub> with respect to BGND	V <sub>Bat</sub>	-64	-40.5	V
BGND with respect to AGND	V <sub>AB</sub>	-100	100	mV



## **Electrical Characteristics**

 $T_{_{Amb}}=25^{\circ}\text{C}, V_{_{CC}}=+5\text{ V}\pm5\%, V_{_{EE}}=-5\text{ V}\pm5\%, V_{_{Bat}}=-40.5\text{V to -64V}, AGND=BGND, 2\text{-wire ac impedance }Z_{_{TR}}=600\text{ ohms, }R_{_{DC1}}=R_{_{DC2}}=20\text{ kohms,}C_{_{HP}}=0.22\,\mu\text{F}, C_{_{DC}}=0.15\,\mu\text{F unless otherwise specified}$ 

Parameter	Ref. fig.	Conditions	Min	Тур	Max	Unit
Two-wire port						
Overload level, V <sub>IBO</sub>	1	Z, = 600 ohms, 1% THD	3.1			V <sub>Peak</sub>
Overload is tol, Taro		f = 1kHz, E, = 0, Note 4				
Input impedance, Z <sub>re</sub>		Note 4, 5				
Longitudinal impedance, R <sub>IT</sub> , R <sub>IB</sub>		f < 100 Hz		20	40	ohm/wire
Longitudinal current limit, I, T, I, B		active state	28	26		mA <sub>Peak</sub> /wire
Longitudinal content innit, 1 <sub>LT</sub> , 1 <sub>LR</sub>		stand-by state	7	16.8		mA <sub>Peak</sub> /wire
Longitudinal to metallic balance, B <sub>LM</sub>		IEEE standard 455-1985	48	55		dB
Longitudinal to metalic balance, D <sub>LM</sub>		0.2 kHz < f < 3.4 kHz, note 6				
Metallic to longitudinal balance, B <sub>ML</sub>		FCC part 68, paragraph 68.310				
Metanic to longitudinal balance, D <sub>ML</sub>		0.2 kHz < f < 1.0 kHz	35	48		dB
		1.0 kHz < f < 4.0 kHz, Note 6	35	42		dB
The disease motollin halance R		0.2 kHz < f < 3.4 kHz	48	55		dB
Longitudinal to metallic balance, B <sub>LME</sub> Longitudinal to four-wire balance, B <sub>LFE</sub>		0.2 kHz < f < 3.4 kHz	48	55		dB
	$-\frac{7}{2}$	0.2 kHz < f < 4 kHz	35	42		dB
Metallic to longitudinal balance, B <sub>MLE</sub>		0.2 kHz < f < 4 kHz	35	42		dB
Four-wire to longitudinal balance, B <sub>FLE</sub>	2					
Two-wire return loss, r		$r = 20 \cdot Log \frac{ Z_{TB} + Z_L }{ Z_{YD} - Z_L }$				
		0.2 kHz < f < 0.5 kHz	35	40		dB
		0.5 kHz < f < 1.0 kHz	30	35		dB
		1.0 kHz < f < 3.4 kHz, Note 6	20	28		dB
		Normal to reversed		15		ms
Polarity reversal time, t <sub>PR</sub>		or reversed to normal				
		<del></del>	-5.5	-4.3	-3.0	V
TIPX idle voltage, V <sub>TI</sub>		$V_{\text{Bat}} = -50V$	-5.5	-4.3	-3.0	V
		$V_{Bat} = -64V$	0.0			
		Normal polarity	-42	-40	-38	
RINGX idle voltage, V <sub>RI</sub>		V <sub>Bat</sub> = -50V	-42 -55	-53	-51	V
		$V_{Bat} = -64V$	-55	-33	<b>J</b> 1	•
	_	Normal polarity				

Figure 1. Test circuit for transmission parameters.

$$\frac{1}{\omega C}$$
 << R<sub>L</sub>, R<sub>L</sub>= 600 ohms

 $R_{\tau} = 600 \text{ kohms}, R_{RX} = 300 \text{ kohms}$ 





Figure 2. Test circuit for longitudinal balance.

$$\frac{1}{\text{wC}}$$
 << 150 ohms, R<sub>LT</sub> = R<sub>LR</sub> = 300 ohms

$$R_{\rm T} = 600$$
 kohms,  $R_{\rm BX} = 300$  kohms

Longitudinal to metallic balance,  $B_{LME} = 20 \cdot log \left| \frac{E_L}{V_{TR}} \right|$ ,  $E_R = 0$ , omit  $E_{TR}$ 





Parameter	Ref. fig.	Conditions	Min	Тур	Max	Unit
Four-wire transmit port $(V_{\tau x})$						
Overload level, V <sub>TXO</sub>	1	Load impedance > 20 kohms,	3.1			V <sub>Peak</sub>
		$f = 1 \text{kHz}$ , 1% THD, $E_{RX} = 0$ , Note 7	1			
Output offset voltage, ΔV <sub>TX</sub>			-30	± 20	30	mV
Output impedance, z <sub>TX</sub>		0.2 kHz < f < 3.4 kHz		10	20	ohm
Four-wire receive port (RSN)						
Receive summing node (RSN) dc voltage		I <sub>RSN</sub> = 0	-10	0	10	mV
Receive summing node (RSN) impedance		0.2 kHz < f < 3.4 kHz			20	ohm
Receive summing node (RSN)		0.2 kHz < f < 3.4 kHz,	980	1000	1020	ratio
current (I <sub>RSN</sub> ) to metallic loop current (I <sub>M</sub> )		$R_{T} = 600 \text{ kohms}$				
gain, G <sub>RX</sub>						
Frequency response						
Two-wire to four-wire, g <sub>2-4</sub>	1	0.3 kHz < f < 3.4 kHz	-0.1	±0.03	0.1	dB
		relative to 0 dBm, 1.0 kHz, note 8				
Four-wire to two-wire, g <sub>4-2</sub>	1	0.3 kHz < f < 3.4 kHz	-0.1	±0.03	0.1	dB
		relative to 0 dBm, 1.0 kHz, note 8				
Four-wire to four-wire, g <sub>4-4</sub>	1	0.3 kHz < f < 3.4 kHz	-0.1	±0.06	0.1	dB
		relative to 0 dBm, 1.0 kHz, note 8				
Insertion loss						
Two-wire to four-wire, G <sub>2-4</sub>	1	0 dBm, 1.0 kHz, Notes 9, 8	-0.15	±0.1	0.15	dB
Four-wire to two-wire, G <sub>4-2</sub>	1	0 dBm, 1.0 kHz, Notes 9, 10, 8	-0.15	±0.1	0.15	dB
Gain tracking						
Two-wire to four-wire	1	Ref10 dBm, 1.0 kHz, Note 8				
		-30 dBm to 3 dBm	-0.1		0.1	ďΒ
		-55 dBm to -30 dBm		±0.1		dB
Four-wire to two-wire	1	Ref10 dBm, 1.0 kHz, Note 8				
		3 dBm to -30 dBm	-0.1		0.1	dB
		-30 dBm to -55 dBm		±0.1		dB
Noise						
Idle channel noise	1	C-message weighting		14	16	dBrnC
(two-wire or four-wire)		Psophometrical weighting		-76	-74	dBmp
		R <sub>Feed</sub> = 2• 250 ohms, Note 11				•
Single-frequency out-of-band noise						
Metallic	3	12kHz to 1MHz		-55	-50	dBV
Longitudinal	3	12kHz to 90kH		-68	-63	dBV
		90kHz to 1MHz		-50	-48	dBV
		Note 12				





Figure 3. Single frequency noise test circuit.

 $\frac{1}{\omega C} << 100 \text{ ohms}$ 



	lef. lg.	Conditions	Min	Тур	Max	Unit
Total harmonic distortion						70
wo-wire to four-wire and		0 dBm, 1.0 kHz test signal		-64	-50	dB
our-wire to two-wire		0.3 kHz < f < 3.4 kHz				<u> </u>
ntermodulation						
Type 2 • f <sub>1</sub> - f <sub>2</sub>		0.3 kHz < f <sub>1</sub> , f <sub>2</sub> < 3.4 kHz			45	dBV
2-wire to 4-wire		Level $f_1 = f_2 = -25 dBV$ to $0 dBV$		-60	-45 45	dBV
4-wire to 2-wire		$f_1 \neq nf_2, f_2 \neq nf_1$		-60	-45	UDV
Type f, ± 50Hz		0.3 kHz < f <sub>1</sub> < 3.4 kHz				
		Level 50Hz = Level f, - 14dB				
		Level f <sub>1</sub> = -15dBV to 0dBV				40
2-wire to 4-wire		f <sub>1</sub> ≠ n • 50 Hz		-65	-50	-dB
Battery feed characteristics						
Apparent battery voltage			47.5	50	52.5	V
Feed resistance to programming			47.5	50	52.5	ratio
resistance (R <sub>pc1</sub> + R <sub>pc2</sub> )						
conversion factor, K,						
Stand-by state loop current limit conversion		$R_1 > 50$ ohms, $l_{LIM} = K_{LIM} \cdot l_{DET}$	0.8•I <sub>DET</sub>	DET	1.2•I <sub>DET</sub>	
factor, K <sub>LIM</sub>		$I_{DET} = 375/R_D, R_D$ in kohms				
Ground key detection threshold						
	4	Switch open	1.7		10.0	kohm
interval from ground to RINGX (and TIPX)		Switch closed	0.9		10.0	kohm
for ground key detector threshold						
Loop current detector threshold (I <sub>LDET</sub> )						
Tolerance with respect to		Note 12	-20		20	%
programmed I <sub>LDET</sub>						
Dial pulse distortion				4	10	%
Ring trip detector inputs (D <sub>T</sub> , D <sub>B</sub> )						
Offset voltage			-20	±10	20	mV
Bias current, I <sub>p</sub>		$l_{\rm B} = (l_{\rm DT} + l_{\rm DR})/2$		0.1	1	μΑ
Input resistance		Balanced	1			Mohm
		Unbalanced	3			Mohm
Common mode range, V <sub>TA</sub> , V <sub>RA</sub>			V <sub>Bat</sub> + 1		-2	V
Relay driver outputs (RINGRLY, TESTRL'	Y)					
On-state voltage		l = 25mA	V <sub>cc</sub> - 1.8	V <sub>cc</sub> - 1.3	V <sub>cc</sub> - 1.0	
Off-state leakage current		Output voltage = V <sub>Bat</sub>		5	100	μΑ
Clamp voltage		I = 25mA	V <sub>Bat</sub> - 2.0		V <sub>Bat</sub> - 1.0	V

Figure 4. Ground key detector test circuit.





Parameter	Ref. fig.	Conditions	Min	Тур	Max	Unit
Digital Inputs (C <sub>1</sub> C <sub>4</sub> , E <sub>0</sub> , E <sub>1</sub> , CH	CLK)					
Input low voltage					0.7	٧
Input high voltage			2.0		• •	V
Input low current		V <sub>IL</sub> = 0.4V	-0.4			mA
Input high current		V <sub>IH</sub> = 2.4V			40	μА
Digital Output (DET)						
Output low voltage		I <sub>OL</sub> = 1.0mA			0.45	V
Output high voltage		I <sub>OH</sub> = -0.1mA	2.4			V
Resistive pull-up		Internal resistor	10	15	22	kohm
Switching regulator transistor ou	tput (L)				·	
Saturation voltage, V <sub>LOSAT</sub>		l <sub>L</sub> = 100mA			1.5	٧
Leakage current, I <sub>LK</sub>		$V_{LO} = 0V$			200	μА
Switching regulator clock input (	CHCLK)				**	
Clock frequency, f <sub>chclk</sub>			253	256	259	kHz
Power dissipation (relay drivers of	f)					
V <sub>cc</sub> supply current		On/off hook, normal mode		7	10	mA
V <sub>EE</sub> supply current		On/off hook, normal mode		2	3	mA
V <sub>Bat</sub> supply current		On hook, normal mode		4	6	mA
On-hook total dissipation	-	V <sub>Bat</sub> = -60 V, open circuit mode		50	90	mW
		V <sub>Bat</sub> = -60 V, stand-by mode		200	350	mW
		$V_{Bat} = -60 \text{ V, normal mode}$		325	400	mW
Off-hook total dissipation		V <sub>Bat</sub> = -60 V, normal mode		800	1000	mW
		$R_{L} = 600 \text{ ohms},$				
		$R_{DC1} + R_{DC2} = 40 \text{ kohms}$				
Thermal resistance				_		
Junction to ambient, $\Theta_{\mathrm{JA}}$		44-pin ceramic j-leaded chip carr	ier	33		°C/W

### **Notes**

- 1. The circuit includes thermal protection. Operation at or above 125°C junction temperature may degrade device reliability.
- A diode in series with the V<sub>Bat</sub> input increases the permitted continuous voltage and pulse < 10ms to -70V and pulse < 1μs to the greater of |-70V| or |V<sub>Bat</sub> - 40V|.
- BGND and AGND must be connected before supply voltages. Application of V<sub>Bat</sub> with a low rate of change is recommended. Refer to section "Power-up sequence".
- 4. The overload level is specified at the two-wire port with the signal source at the four-wire port.
- 5. The two-wire impedance is programmable by selection of external component values according to:

 $Z_{TBX} = Z_T/|G_{TX} \cdot G_{BX}|$  where:

 $Z_{TRX}$  = impedance between the TIPX and RINGX terminals

 $Z_T$  = programming network between the  $V_{TX}$  and RSN terminals

 $G_{Tx}$  = transmit gain, nominally = 1

G<sub>RX</sub> = receive current gain, nominally = -1000 (current defined as positive flowing into the receive summing node, RSN pin 19).

- 6. The indicated balance and two-wire return loss values do not include errors caused by external components (e.g. R<sub>E1</sub>, R<sub>E2</sub>, R<sub>T</sub>).
- The overload level is specified at the four-wire transmit port, V<sub>TX</sub>, with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is G<sub>TX</sub> = 1.
- 8. The level is specified in dBm, 600 ohms impedance level.
- Fuse resistors, R<sub>F</sub>, impact insertion loss as explained in the text, section Transmission.
- 10. The indicated insertion loss tolerance does not include errors caused by external components.



- 11. The two-wire idle noise is specified with the port terminated in 600 ohms (R<sub>L</sub>) and with the four-wire receive port grounded (E<sub>RX</sub> = 0). The four-wire idle noise at  $V_{TX}$  is specified with the two-wire port terminated in 600 ohms  $(R_L)$ . The noise specification is with respect to a 600 ohms impedance level at  $V_{Tx}$ . The four-wire receive port is grounded ( $E_{Rx} = 0$ ).
- 12. These specifications are valid for a longitudinal impedance of 90 ohms and a metallic impedance of 135 ohms.
- 13.  $R_{e_1}$ ,  $R_{e_2} \ge 20$  ohms is also required. Pulse is supplied to TIP and RING outside  $R_{e_1}$ ,  $R_{e_2}$ .
- 14. Value applies for momentarely junction temperature of 120 °C for 44-pin LCC without heatsink.

## **Pin Descriptions**

Refer to figure 5 (44-pin ceramic leaded chip carrier package, LCC).

Refer to figure 5 (44-pin ceramic leaded chip carrier package, LCC).							
	Pin	Symbol	Description				
	1	N/C	No internal connection. Note 1.				
	2	BGND	Battery ground.				
	3	V <sub>REG</sub>	Regulated negative voltage for power amplifiers. The switching regulator inductor, filter capacitor, and RC stabilization network connect to this pin.				
	4	$v_{cc}$	+5V power supply.				
	5	N/C	No internal connection. Note 1.				
	6	N/C	No internal connection. Note 1.				
	7	N/C	No internal connection. Note 1.				
	8	RINGRLY	Ring relay driver output. Sources 25mA from V <sub>CC</sub> .				
	9	TESTRLY	Test relay driver output. Sources 25mA from V <sub>CC</sub> .				
	10	L	Switching regulator drive transistor output.				

The 1 mH inductor and the catch diode connect to this pin. These components must be connected with shortest possible lead lengths. The catch diode, including connecting leads, must exhibit a low inductance to effectively clamp when the regulator switch opens.

11

Battery supply voltage. Negative with respect to

BGND, pin 1.

12  $Q_{Bat}$  Quiet battery. An external filter capacitor connects between this pin and AGND to provide filtered battery supply to signal processing circuits.

13 CHS Switching regulator stabilization network input. From this pin, a capacitor connects to AGND and a series RC network to V<sub>BEG</sub>, pin 2.




Figure 5. Pin configuration.



14	CHCLK	Switching regulator TTL-compatible clock input. Nominal frequency: 256 kHz.
15	N/C	No internal connection. Note 1.
16	C <sub>4</sub>	$\rm C_1$ (pin 16), $\rm C_2$ (pin 14), $\rm C_3$ (pin 15), and $\rm C_4$ are TTL-compatible decoder inputs controlling the SLIC operating modes and states.
17	E <sub>1</sub>	Detector select. $E_1$ = high enables Ground Key detector. $E_1$ = low enables the Loop/Ring-trip detector. TTL-compatible input.
18	N/C	No internal connection. Note 1.
19	E <sub>0</sub>	Read enable. A logic high enables DET (pin 13). A logic low disables DET. TTL-compatible input.
20	DET	Detector output. Inputs $C_1 \dots C_4$ select the detector to be connected to this output. When $\overline{DET}$ is enabled via $E_0$ (pin 12), a logic low indicates that the selected detector is to be tripped. The $\overline{DET}$ output is open collector with internal pull-up resistor (approx, 15 Kohm) to $V_{CC}$ (pin 3). When disabled, $\overline{DET}$ thus appears to be a resistor connected to $V_{CC}$ .
21	$C_2$	Refer to pin 16.
22	$C_3$	Refer to pin 16.
23	N/C	No internal connection. Note 1.
24	C <sub>1</sub>	Refer to pin 16.
25	R <sub>DC</sub>	DC feed resistance is programmed by two resistors connected in series from this pin to the receive summing node (RSN, pin 30). The resistor junction point is decoupled to AGND to filter noise and disturbances before reaching the RSN pin. $V_{RDC}$ polarity is negative for normal tip-ring polarity and positive for reversed tip-ring polarity. $V_{RDC} = V_{RDC} = V$
26	N/C	No internal connection. Note 1.
27	AGND	Analog and digital ground. Analog ground is a quiet ground for vf signal processing circuits.
28	N/C	No internal connection. Note 1.
29	N/C	No internal connection. Note 1.
30	RSN	Receive summing node. 1000 times the current (dc and ac) flowing into this pin equals the metallic (transversal) current flowing between TIPX (pin 42) and RINGX (pin 43). Programming networks for feed resistance, 2-wire impedance, and receive gain connect to the receive summing node.
31	$V_{EE}$	-5V power supply.
32	V <sub>TX</sub>	Transmit vf output. The ac voltage difference between TIPX (pin 42) and RINGX (pin 43), the ac metallic voltage, is reproduced as an unbalanced AGND-referenced signal at $V_{TX}$ with a gain of one. The two-wire impedance programming network connects between $V_{TX}$ and RSN (pin 30).
33	HPT	Ring side (HPR) and tip side (HPT) of ac/dc separation capacitor.
34	HPR	
35	N/C	No internal connection. Note 1.
36	$R_D$	Off-hook detector programming resistor connects from $R_D$ to $V_{EE}$ (pin 31). A filter capacitor, $C_D$ , connects from $R_D$ to AGND. In the stand-by mode, the maximum loop current is 1.5 times the threshold current set by $R_D$ .
37	N/C	No internal connection. Note 1.
38	DR	Non-inverting input to ring trip comparator.
39	N/C	No internal connection. Note 1.
40	N/C	No internal connection. Note 1.
41	DT	Inverting (DT) input to ring trip comparator.
42	TIPX	The TIPX and RINGX pins connect to the tip and ring leads of the 2-wire line interface via over-voltage-protection
43	RINGX	components, ring and test relays.
44	N/C	No internal connection. Note 1.

Note 1. Pins marked N/C are not internally connected. It is recommended to connect these pins to ground.



### **Transmission**

#### General

A simplified ac model of the transmission circuits is shown in figure 7 Circuit analysis yields:

$$V_{TR} = V_{TX} + I_M \cdot 2R_F \qquad (1)$$

$$\frac{V_{TX}}{Z_{T}} + \frac{V_{RX}}{Z_{RX}} = \frac{I_{M}}{1000}$$
 (2)

$$V_{TB} = E_G - I_M \cdot Z_L \tag{3}$$

where:

is a ground referenced unity gain version of the ac metallic voltage between the TIPX and RINGX terminals.

is the ac metallic voltage between  $V_{TR}$ tip and ring.

is the line open circuit ac metallic EG voltage.

is the ac metallic current.

is a fuse resistor. R.

is the line impedance. Z,

determines the SLIC TIPX to Z, RINGX impedance.

controls four- to two-wire gain.  $Z_{BX}$ is the analog ground referenced

V<sub>RX</sub> receive signal.

The low pass filter, block A, shown in figure 7 will impact the 2-wire to 4-wire, 4wire to 2-wire and 4-wire to 4-wire phase response in the voice frequency band. At 3.4 kHz the phase shift is 3 to 5 degrees. Contact the factory for additional information. Note that equations (1), (2) and (3) above do not acount for this phase shift.

### Two-wire impedance

To calculate  $Z_{TB}$ , the impedance presented to the two-wire line by the SLIC including the fuse resistors R<sub>F</sub>, let:

$$V_{py} = 0$$
. Then, from (1) and (2):

$$Z_{TR} = Z_T/1000 + 2R_F$$

Thus with Z<sub>TB</sub> and R<sub>F</sub> known:

$$Z_{T} = 1000 \cdot (Z_{TR} - 2R_{F})$$

Example:

Calculate  $\boldsymbol{Z}_T$  to make  $\boldsymbol{Z}_{TR} = 900\Omega$  in series with 2.16  $\mu$ F. R<sub>e</sub> = 20  $\Omega$ 

$$Z_{T} = 1000 \cdot (900 + \frac{1}{j \cdot \omega \cdot 2.16 \cdot 10^{-6}} - 2 \cdot 20)$$

which yields:

 $Z_{\tau} = 860 \text{ k}\Omega$  in series with 2.16 nF.

### Two-wire to four-wire gain

From (1) and (2) with  $V_{\rm BX} = 0$ :

$$G_{2.4} = \frac{V_{IB}}{V_{TR}} = \frac{Z_T/1000}{Z_T/1000 + 2R_F}$$
For applications where  $Z_T/10$ 

For applications where Z<sub>T</sub> /1000 + 2R<sub>E</sub> is chosen to be equal to Z, the expression

for 
$$G_{4-2}$$
 simplifies to  $G_{4-2} = -\frac{Z_T}{Z_{RXB}} \cdot \frac{1}{2}$ .

### Four-wire to two-wire gain

From (1), (2) and (3) with  $E_G = 0$ :

$$G_{_{4\text{-}2}}\!=\!\frac{V_{_{TR}}}{V_{_{RX}}}\!=\!-\frac{Z_{_{T}}}{Z_{_{RX}}}\!\bullet\!-\!\frac{Z_{_{L}}}{Z_{_{T}}/1000+2R_{_{F}}+Z_{_{L}}}$$




Figure 6. Single-channel subscriber line interface with PBL 3739 SLIC and a combination CODEC/filter.



### Four-wire to four-wire gain

From (1), (2) and (3) with  $E_G = 0$ :  $G_{4.4} = \frac{V_{TX}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} * \frac{Z_L + 2*R_F}{Z_T/1000 + 2*R_F + Z_1}$ 

### **Hybrid function**

The PBL 3739 SLIC forms a particularly flexible and compact line interface when used with a SLAC (Subscriber Line Audio Processing Circuit) or other programmble CODEC/filter. The SLAC allows for system controller adjustment of hybrid balance to accommodate different line impedances without change of hardware. In addition, the SLAC permits transmit and receive gain adjustments in 0.1 dB steps. Please, refer to SLAC or other programmableCODEC/filter data sheets for design information.

The hybrid function can also be implemented utilizing the uncommitted amplifier in conventional CODEC/filter combinations. Please, refer to figure 8. Via impedance  $Z_{\rm B}$  a current proportional to  $V_{\rm BX}$  is injected into the summing node

of the combination CODEC/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain a voltage proportional to  $V_{\rm RX}$  is returned to  $V_{\rm TX}$ . This voltage is converted by  $R_{\rm TX}$  to a current into the same summing node. These currents can be made to cancel by letting:

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_{B}} = 0, (E_{G} = 0)$$

The four-wire to four-wire gain,  $G_{4-4}$ , includes the required phase shift and thus the balance network  $Z_{\rm B}$  can be calculated from:

$$\begin{split} Z_{B} &= -R_{TX} \cdot \frac{V_{RX}}{V_{TX}} \\ &= R_{TX} \cdot \frac{Z_{RX}}{Z_{T}} \cdot \frac{Z_{T}/1000 + 2 \cdot R_{F} + Z_{L}}{Z_{L} + 2 \cdot R_{F}} \end{split}$$




Figure 7. Simplified ac transmission circuit,




Figure 8. Hybrid function.

### Longitudinal impedance

A feedback loop counteracts longitudinal currents in opposing phase. Thus longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX terminals will experience very small longitudinal votage excursions. leaving the metallic voltages well within the SLIC common mode range. This is accomplished by comparing the instantaneous two-wire longitudinal voltage to an internal longitudinal reference voltage, V<sub>LBIAS</sub>. As shown below the SLIC appears as 20 ohms per wire to longitudinal disturbances. It should be noted that longitudinal currents may exceed the do loop current without disturbing the vf transmission. Refer to figure 9. Circuit analysis yields

 $(V_L/2 + V_L/2)/20$  kohms=  $I_L/1000$  which reduces to  $R_{LT} = R_{LR} = V_L/I_L = 20$  ohms where:

 $R_{LT} = R_{LR} = longitudinal resistance/wire$ V<sub>1</sub> = longitudinal voltage at TIPX,

RINGX

= longitudinal current

### Ac transmission circuit stability

To ensure stability of the feedback loop shown in block diagram form in figure 7, two compensation capacitors  $C_{\text{TC}}$  and  $C_{\text{RC}}$  are required. Figure 6 includes these capacitors. Recommended value is 2200 pF.

### **Battery Feed**

#### Line feed characteristics

Figure 10 shows the battery feed control loop. Circuit analysis for the normal polarity case yields:

$$I_{DCMET} = \frac{|V_{DCMET}| - 50V}{(R_{DC1} + R_{DC2})/50}$$

where  $V_{\rm DCMET}$  is the dc metallic voltage between TIPX and RINGX terminals and  $I_{\rm DCMET}$  is the dc loop current. The loop thus has an apparent feed voltage of 50V with a feed resistance

$$R_{Eeed} = (R_{DC1} + R_{DC2}) / 50$$

The polarity-reversal transition time is dependent on the time constant formed by  $R_{\rm DC1}$ ,  $R_{\rm DC2}$  and  $C_{\rm DC}$ . This time constant should be set to between 0.4 and 1.0 ms.

 $R_{\text{DC1}} = R_{\text{DC2}}$  results in the smallest  $C_{\text{DC}}$  value.



The PBL 3739 dc feed-programming components may then calculated from

$$R_{DC1} = R_{DC2} = \frac{1}{2} \cdot 50 \cdot (R_{FEED} - 2R_F)$$

 $C_{_{DC}} = T \cdot (R_{_{DC1}} + R_{_{DC2}}) / (R_{_{DC1}} \cdot R_{_{DC2}})$  where  $R_{_{FEED}}$  is the SLIC desired feed resistance.  $R_{_F}$  is the value of the two fuse resistors, normally 20 ohms each. T is between 0.4 and 1.0 ms.

The switching regulator supplies a voltage to the line drivers of:

$$|V_{REG}| = |V_{DCMET}| + V_{BIAS}$$
  
where  $V_{BIAS}$  is approximately 15V.

It is necessary for | V<sub>REG</sub> | < | V<sub>Bat</sub> | to maintain a resistive feed characteristic. Especially for short loops | V<sub>REG</sub> | is considerably smaller than | V<sub>Bat</sub> |. Since the switching regulator efficiency is high, a substantial power dissipation reduction is thus achieved compared with to a design | V<sub>Bat</sub> | supplied directly to the line drive amplifiers. With  $V_{Bal} = -50V$ , the maximum  $|V_{DCMET}| = 50V - 15V = 35V$ . To feed the loop with at least 18 mA, a maximum loop resistance of 35V/18mA = 1940 ohms can then be achieved with V<sub>Bat</sub> = -50V. The feed resistance to design for would be 15V/18mA = 830 ohms. Longer loops are accommodated by selecting a higher  $V_{\rm Bat}$  voltage, while not exceeding the maximum allowable V<sub>Bat</sub> voltage.

### Switching regulator

Refer to figure 11. The regulator input voltage is V<sub>Bat</sub> (pin 11). This voltage is converted with high efficiency to V<sub>REG</sub> (pin 3) which supplies the line drivers. The regulator reference voltage, V<sub>REF</sub>, is derived from the TIPX-to-RINGX dc metallic voltage according to:

$$\begin{split} &V_{\text{REG}} = V_{\text{REF}} = |V_{\text{DCMET}}| + V_{\text{BIAS}} \\ &\text{where } V_{\text{BIAS}} \text{ is approximately 15V. Thus} \\ &\text{the voltage supplying the line driver is} \\ &\text{never more than is necessary and} \\ &\text{consequently the power dissipation in the} \\ &\text{SLIC is therefore substantially reduced.} \end{split}$$

The components associated with the switching regulator must be connected via shortest possible trace lenghts. Other circuits should be kept isolated from this area. The L pin (10) voltage variations are large and very fast. The catch diode (e.g. 1N4448) should withstand 70V reverse voltage, conduct an average of 50mA (150mA peak) and turn off in less than 10ns. The inductor should be 1mH with a series resistance of approximately 10

ohms and a capacitance of less than 10 pF. The inductor must withstand peak currents of 150 mA without saturating. Iron-core is suggested to avoid inductor saturation. J. W. Miller 9220-28 or Nytronics RFC-S are possible choices. Ferrite-pot core inductors may also be used. Note, however, that a saturated, low-loss inductor may result in SLIC damage due to excessive regulator switching current. Closed magnetic path inductor cores (e.g. toroid, pot core) are less prone to generate interfering magnetic fields than inductors wound on open cores and may thus reduce possible 256 kHz interference.

# **Loop Monitoring Functions**

The PBL 3739 includes three loopmonitoring functions: loop current, ground key and ring trip detection. These three detectors report their status through a common output,  $\overline{DET}$  (pin 20). The detector to be connected to  $\overline{DET}$  is selected via decoder inputs  $C_1$  through  $C_3$  and enable  $E_1$ . The  $\overline{DET}$  output is enabled via the read-enable input  $E_0$  (pin 19).

### Loop current detector

The loop current value, at which the loop current detector changes state, is programmable by selecting the value of resistor  $R_{\rm D}.$   $R_{\rm D}$  connects between pins RD (36) and  $V_{\rm EE}$  (31). A filter capacitor,  $C_{\rm D}$ , should be connected between  $R_{\rm D}$  (36) and AGND. Note that  $C_{\rm D}$  may not be required if the  $\overline{\rm DET}$  output is software fitered.

Figure 12 shows a block diagram of the loop current detector. The two-wire




Figure 9. Longitudinal impedance.




Figure 10. Battery feed.



interface produces a current flowing out of pin RD (36):

$$\begin{split} I_{RD} = |I_{TIP} \cdot I_{RING}|/(2*300) = I_L/300 \\ \text{where } I_{TIP} \text{ and } I_{RING} \text{ are currents flowing} \\ \text{into the TIPX and RINGX terminals and } I_L \\ \text{is the loop current.} \quad \text{The voltage generated by } I_{RD} \text{ across the programming} \\ \text{resistor } R_D \text{ is compared to an internal } 1.25 \\ \text{V reference.} \quad \text{A logic low results at } \overline{\text{DET}}, \\ \text{when } I_{RD} \text{ exceeds the corresponding} \\ \text{threshold current.} \end{split}$$

 $I_{\rm RD} = I_{\rm THRESH} = I_{\rm LTH}/300$ . The programming resistor can then be calculated as  $R_{\rm D} = 1.25/I_{\rm THRESH} = 375/I_{\rm LTH}$ , when the desired threshold current  $I_{\rm LTH}$  is known.  $R_{\rm D}$  is in kohms for  $I_{\rm THRESH}$ ,  $I_{\rm LTH}$  in mA. The filter capacitor is calculated according to  $C_{\rm D} = T/R_{\rm D}$  with time constant T = 0.25 ms.

### **Ground key detector**

The block diagram in figure 12 describs the function of the ground key detection.

The ground key detector examines the longitudinal part of the TIPX and RINGX currents or the currents into the most-negative terminal (commonly known as RINGX) itself.

When the longitudinal current from ground exceeds a threshold value, 7 mA, the detector is triggered. Provided the E<sub>1</sub> input is set to a logic high, the DET output changes to low.

The ground key/ ring ground threshold is pre-programmed and cannot be changed by external components.

#### Ring trip detector

Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT (pin 38) and DR (pin 41). The ringing source can be balanced or unbalanced superimposed on V<sub>Bat</sub>. The unbalanced ringing source may be applied to either the ring lead or the tip lead with return to the other wire. A ring relay driven by the SLIC ring relay driver connects the ringing source to tip and ring.

Figure 13 shows a balanced ringing circuit configuration.  $R_1$  and  $R_2$  are the ring feed resistors, which connect the balanced ringing generator  $E_{\rm R}$ , and  $E_{\rm R}$  to the telephone line via ring relay  $K_{\rm R}$ .  $R_{\rm B1}$ ,  $R_{\rm B2}$ ,  $R_{\rm 3}$ , and  $R_{\rm 4}$  together with the SLIC comparator provide the ring trip detection function. For unbalanced ringing,  $E_{\rm R}$ , would be zero.

The ring trip function is based on a polarity change at the comparator input when the line goes off-hook. In the onhook state no dc current flows through the loop and the voltage at comparator input DT is more positive than the voltage at input DR. When the line goes off-hook, dc current flows and the comparator input voltage reverses polarity.

The capacitors,  $C_{RT1}$  and  $C_{RT2}$ , reduce the ringing voltage amplitude at the

comparator inputs, DT and DR, to be within the maximum allowable voltage range. They also reduce comparator oscillation at the ringing frequency near the threshold. In the balanced ringing case,  $C_{RT1}$  and  $C_{RT2}$  can be combined into one capacitor of half-value, connected between the  $D_T$  and  $D_R$  terminals. For 20Hz ringing, it is suitable to calculate the capacitor(s) for a 50ms time constant (e.g.,  $T_1 = C_{RT1} \cdot R_{B1} \cdot R_3 / (R_{B1} + R_3)$ ).




Figure 11. Switching regulator.




Figure 12. Loop current and ground key detector.



For balanced ringing,  $R_3=R_4$ . Select  $R_{B_1}=R_{B_2}=R_3$  (  $R_1+R_2+R_{LINE}$ ) /  $R_{LINE}$  where  $R_{LINE}$  is the maximum line resistance to be detected as off-hook.

### **Detector output**

The loop current detector ground key detector and the ring trip comparator share a common output,  $\overline{DET}$  (pin 20). Via control inputs  $C_1$  through  $C_3$  and enable input  $E_1$ , one of the three is selected to be connected to  $\overline{DET}$ . When input  $E_0$  is set to logic high, the  $\overline{DET}$  output is logic low for tripped detector condition and logic high for non-tripped condition. The  $\overline{DET}$  output is open collector with built-in pull-up resistor. When  $E_0$  is set to logic low, the  $\overline{DET}$  output is disabled, i.e., connected to  $V_{cc}$  via the internal pull-up resistor.

### **Control Inputs**

The PBL 3739 SLIC has four TTL-compatible control inputs, C<sub>1</sub> through C<sub>4</sub>. A decoder in the SLIC interprets the control input conditions and sets up the commanded operating state. C<sub>1</sub> through C<sub>3</sub> allow for eight operating states. The C<sub>4</sub> logic level determines whether the test relay is energized or not during the selected operating state. The control inputs interface directly with programmable CODEC/filter devices (e.g. SLAC, Subscriber Line Audio Processing Circuit). Via serial I/O ports on the SLAC,

a micro-processor can communicate with all the SLIC-SLAC pairs on a line card. Refer to programmable CODEC/filter device literature for details.

### Test relay control (C<sub>4</sub>)

With  $\mathrm{C_4}$  set to logic level low, the test relay driver (TESTRLY) is activated (sourcing up to 25mA from  $\mathrm{V_{CC}}$ ) and with  $\mathrm{C_4}$  set to logic level high, the test relay driver is switched off. The test relay driver control input  $\mathrm{C_4}$  is independent of  $\mathrm{C_1}$ ,  $\mathrm{C_2}$  and  $\mathrm{C_3}$  logic levels.

## Open circuit state $(C_3, C_2, C_1 = 0, 0, 0)$

In the open circuit state, both the TIPX and RINGX power amplifiers present a high-impedance to the line. The loop current or ground key detector is not active in this state.

### Ringing state $(C_3, C_2, C_1 = 0, 0, 1)$

The ring relay driver (RINGRLY) is activated and the ring trip detector is connected to the detector output (DET). TIPX and RINGX are in the high-impedance state and signal transmission is inhibited.

### Normal state $(C_3, C_2, C_1 = 0, 1, 0)$

TIPX is the terminal closest to ground and sources loop current, while RINGX is the more-negative terminal and sinks loop current. Signal transmission is normal and the loop current or ground key detector is gated to the DET output.




Figure 13. Ring trip detector.

### Stand-by state $(C_3, C_2, C_1 = 0, 1, 1)$

The loop current is limited to 1.5 times the loop current detector threshold current. The TIPX and RINGX power amplifiers can still handle 20mA (10mA/wire) longitudinal currents. The loop current or ground key detector is connected to the DET output.

# TIPX open circuit state $(C_3, C_2, C_1 = 1, 0, 0)$

The TIPX power amplifier presents a high-impedance to the line, while RINGX sinks a maximum of 35mA to  $V_{\rm BAT}$ . The loop current detector is connected to the DET output, but in this state tripping at a RINGX current equal to 750/ $R_{\rm p}$ .

## Reserved state $(C_3, C_2, C_1 = 1, 0, 1)$

This state is reserved (no function assigned).

# Polarity reversal state $(C_3, C_2, C_1 = 1, 1, 0)$

TIPX and RINGX polarity is reversed from the normal state; RINGX is closest to ground and sources current, while TIPX is the more-negative terminal and sinks current. Transition time from normal state is approximately 15ms. The loop current or ground key detector is connected to the DET output. Signal transmission is normal.

# Polarity reversal and stand-by state $(C_3, C_2, C_1 = 1, 1, 1)$

Polarity reversal as described under state  $C_3$ ,  $C_2$ ,  $C_1$  = 1, 1, 0 and disabled as described under state  $C_3$ ,  $C_2$ ,  $C_1$  = 0, 1, 1.

## Overvoltage Protection

The PBL 3739 SLIC must be protected against overvoltages and power crosses. Refer to "Maximum ratings" for TIPX and RINGX terminals for maximum allowable transient voltages that may be applied to the SLIC. The circuit shown in figure 6 utilizes diodes together with a clamping device to protect against high voltage transients. Diodes D, and D3 clamp positive transients directly to ground. These two diodes are reverse biased by the normal, negative tip and ring operating voltages Diodes D4 and D5 clamp negative transients to ground via a device, which is not conducting when exposed to the normal, negative tip and ring operating voltages, but will conduct



when exposed to negative transient voltages. This device is necessary since D<sub>4</sub> and D<sub>5</sub> would otherwise be forward biased in the normal operating mode. A zener diode type device (e.g. General Semiconductor Transzorb) is suitable for lower energy transients and an SCR type device (e.g. RCA Surgector) is suitable for higher energy transients due to its voltage foldback characteristic. In applications requiring protection only against low energy transients it is acceptable to connect the anodes of D4 and D5 directly to V<sub>Bat</sub> supply rail, thus eliminating the need for a device to block normal operating voltages The line resistors, R., serve the dual purpose of being nondestructing energy dissipaters, when transients are clamped and of being fuses when the line is exposed to a power cross. Ericsson Components AB line resistor PBR 5067 is designed for this application.

### Power-up sequence

The voltage at pin  $V_{\rm Bat}$  sets the substrate voltage, which must at all times be kept more negative than the voltage at any other pin to prevent possible latch-up. The correct power-up sequence is ground and  $V_{\rm Bat}$ , then other supplies and signal leads.

A diode with a 2A current rating connected with its cathode to  $V_{\rm EE}$  and anode to  $V_{\rm Bat}$  ensures the presence of the most-negative supply voltage at the  $V_{\rm Bat}$  pin, if the  $V_{\rm Bat}$  supply voltage should be absent. The  $V_{\rm Bat}$  pin should not be applied at a faster rate than corresponds to the time constant formed by a 5.1ohm resistor in series with the  $V_{\rm Bat}$  pin and a 0.47µF capacitor from the  $V_{\rm Bat}$  pin to ground. This RC network may be shared by several SLICs.

### Printed circuit board lay-out

Care in PCB lay-out is essential for proper PBL 3739 function. The components connecting to the RSN pin (30) should be in close proximity of that pin such that no interference is injected into the RSN terminal. Ground plane surrounding the RSN pin is advisable.

The switching regulator components must be located near the pins to which they connect. It is particularly important that the catch diode and the inductor be connected via the shortest possible trace lengths.

Ordering Information

Package Temp. range Part No.
CLCC 0 to +70°C PBL 3739QC

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Ericsson Components. These products are sold only according to Ericsson Components' general conditions of sale, unless otherwise confirmed in writing.

Specifications subject to change without notice. IC4 (88072) B-Ue © Ericsson Components AB 1988



Ericsson Components AB S-164 81 Kista-Stockholm, Sweden Telephone: (08) 757 50 00