



NIKO-SEM
**P-Channel Logic Level Enhancement
Mode Field Effect Transistor(Preliminary)**
PA503EMG

SOT-23

Lead-Free

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-30	150m	-2A


 1 : GATE
 2 : DRAIN
 3 : SOURCE
ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNITS
Drain-Source Voltage		V_{DS}	-30		V
Gate-Source Voltage		V_{GS}	± 20		V
Continuous Drain Current	$T_c = 25^\circ\text{C}$	I_D	-2		A
	$T_c = 70^\circ\text{C}$		-1.4		
Pulsed Drain Current ¹		I_{DM}	-10		
Power Dissipation	$T_c = 25^\circ\text{C}$	P_D	1.25		W
	$T_c = 70^\circ\text{C}$		0.8		
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient	$R_{\theta JA}$		166	°C / W

¹Pulse width limited by maximum junction temperature.²Duty cycle $\leq 1\%$ **ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1.0	-1.5	-2.5	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -24V, V_{GS} = 0V$			-1	μA
		$V_{DS} = -20V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -10V$	-5			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = -10V, I_D = -2A$		100	150	m
		$V_{GS} = -4.5V, I_D = -1A$		180	250	
Forward Transconductance ¹	g_f	$V_{DS} = -5V, I_D = -2A$		16		S

NIKO-SEM
**P-Channel Logic Level Enhancement
Mode Field Effect Transistor(Preliminary)**
PA503EMG

SOT-23

Lead-Free

DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -15V, f = 1MHz$	410			pF
Output Capacitance	C_{oss}		220			
Reverse Transfer Capacitance	C_{rss}		85			
Total Gate Charge ²	Q_g	$V_{DS} = 0.5V_{(BR)DSS}, V_{GS} = -10V,$ $I_D = -2A$	5.8	10		nC
Gate-Source Charge ²	Q_{gs}		0.85			
Gate-Drain Charge ²	Q_{gd}		1.70			
Turn-On Delay Time ²	$t_{d(on)}$	$V_{DD} = -15V$ $I_D \approx -1A, V_{GS} = -10V, R_G = 6$	13			nS
Rise Time ²	t_r		36			
Turn-Off Delay Time ²	$t_{d(off)}$		42			
Fall Time ²	t_f		34			
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^{\circ}\text{C}$)						
Continuous Current	I_S				-1.6	A
Pulsed Current ³	I_{SM}				-3	
Forward Voltage ¹	V_{SD}	$I_F = -1A, V_{GS} = 0V$			-1.2	V







¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.³Pulse width limited by maximum junction temperature.REMARK: THE PRODUCT MARKED WITH "21YWW", DATE CODE or LOT #

Orders for parts with Lead-Free plating can be placed using the PXXXXXXG parts name.

NIKO-SEM**P-Channel Logic Level Enhancement
Mode Field Effect Transistor(Preliminary)****PA503EMG**

SOT-23







Lead-Free



NIKO-SEM**P-Channel Logic Level Enhancement
Mode Field Effect Transistor(Preliminary)****PA503EMG**

SOT-23

Lead-Free



NIKO-SEM**P-Channel Logic Level Enhancement****PA503EMG**

Mode Field Effect Transistor(Preliminary)

SOT-23

Lead-Free

SOT-23 (M3) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	0.85		1.15	H	0.1	0.15	0.25
B	2.4		3	I	0.37		
C	1.4	1.6	1.8	J			
D	2.7	2.9	3.1	K			
E	1	1.1	1.3	L			
F	0		0.1	M			
G	0.35		0.5	N			

