

# STP5NK65ZFP

# N-channel 650 V, 1.5 Ω, 4.5 A TO-220FP Zener-protected SuperMESH™ Power MOSFET

### Features

| Туре        | V <sub>DSS</sub> | R <sub>DS(on)</sub><br>max | ID    | Pw   |
|-------------|------------------|----------------------------|-------|------|
| STP5NK65ZFP | 650 V            | < 1.8 Ω                    | 4.5 A | 25 W |

- 100% avalanche tested
- Extremely high dv/dt capability
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability
- Improved ESD capability

### **Applications**

Switching application

### Description

The SuperMESH<sup>™</sup> series is obtained through an extreme optimization of ST's well established strip-based PowerMESH<sup>™</sup> layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage Power MOSFETs including revolutionary MDmesh<sup>™</sup> products

| Table 1. | Device summary |
|----------|----------------|

| Order codes | Marking   | Package  | Packaging |
|-------------|-----------|----------|-----------|
| STP5NK65ZFP | P5NK65ZFP | TO-220FP | Tube      |





Figure 1. Internal schematic diagram



# 1 Electrical ratings

| Table 2. | Absolute | maximum                                 | ratings |
|----------|----------|---|---------|
|          | Abounce  | IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | runngo  |

|                                    |   |                    | -    |
|------------------------------------|---|--------------------|------|
| Symbol                             | Parameter   | Value              | Unit |
| V <sub>DS</sub>                    | Drain-source voltage ( $V_{GS} = 0$ )   | 650                | V    |
| V <sub>GS</sub>                    | Gate- source voltage  | ± 30               | V    |
| I <sub>D</sub>                     | Drain current (continuous) at $T_{C} = 25 \text{ °C}$   | 4.5 <sup>(1)</sup> | Α    |
| I <sub>D</sub>                     | Drain current (continuous) at T <sub>C</sub> = 100 °C   | 3.1 <sup>(1)</sup> | Α    |
| I <sub>DM</sub> <sup>(2)</sup>     | Drain current (pulsed)  | 18 <sup>(1)</sup>  | Α    |
| P <sub>TOT</sub>                   | Total dissipation at $T_C = 25 \ ^{\circ}C$   | 25                 | W    |
|                                    | Derating factor   | 0.6                | W/°C |
| V <sub>ESD(G-S)</sub>              | Gate source ESD<br>(HBM-C=100 pF, R=1.5 kΩ)   | 2000               | V    |
| dv/dt <sup>(3)</sup>               | Peak diode recovery voltage slope   | 4.5                | V/ns |
| V <sub>ISO</sub>                   | Insulation withstand voltage (RMS) from all<br>three leads to external heat sink<br>(t=1 s;T <sub>C</sub> =25 °C) | 2500               | V    |
| T <sub>j</sub><br>T <sub>stg</sub> | Operating junction temperature<br>Storage temperature   | -55 to 150         | V    |

1. Limited only by maximum temperature allowed

2. Pulse width limited by safe operating area

3. I\_{SD}~\leq~5.7 A, di/dt  $~\leq~$  200 A/µs, VDD =80% V\_{(BR)DSS.}

#### Table 3. Absolute maximum ratings

| Symbol                | Parameter   | Value | Unit |
|-----------------------|---|-------|------|
| R <sub>thj-case</sub> | Thermal resistance junction-case Max              | 5     | V    |
| R <sub>thj-amb</sub>  | Thermal resistance junction-ambient Max           | 62.5  | V    |
| ТI                    | Maximum lead temperature for soldering<br>purpose | 300   | A    |

#### Table 4. Absolute maximum ratings

| Symbol          | Parameter   | Value | Unit |
|-----------------|---|-------|------|
| I <sub>AR</sub> | Avalanche current, repetitive or not-repetitive (pulse width limited by $T_j$ max)                            | 4.2   | A    |
| E <sub>AS</sub> | Single pulse avalanche energy<br>(starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ ) | 170   | mJ   |



## 2 Electrical characteristics

(Tcase =25 °C unless otherwise specified)

| Table 5.             | On/on states   |  |      |      |         |          |
|----------------------|--|--|------|------|---------|----------|
| Symbol               | Parameter  | Test conditions  | Min. | Тур. | Max.    | Unit     |
| V <sub>(BR)DSS</sub> | Drain-source<br>breakdown voltage                        | $I_D = 1 \text{ mA}, V_{GS} = 0$                                   | 650  | -    | -       | V        |
| I <sub>DSS</sub>     | Zero gate voltage<br>drain current (V <sub>GS</sub> = 0) | V <sub>DS</sub> =max rating<br>V <sub>DS</sub> =max rating @125 °C | -    | -    | 1<br>50 | μΑ<br>μΑ |
| I <sub>GSS</sub>     | Gate-body leakage<br>current (V <sub>DS</sub> = 0)       | $V_{GS} = \pm 20 V$  | -    | -    | ±10     | μA       |
| V <sub>GS(th)</sub>  | Gate threshold voltage                                   | $V_{DS} = V_{GS}$ , $I_D = 50 \ \mu A$                             | 3    | 3.75 | 4.5     | V        |
| R <sub>DS(on)</sub>  | Static drain-source on<br>resistance                     | $V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2.1 \text{ A}$             | -    | 1.5  | 1.8     | Ω        |

#### Table 5. On/off states

### Table 6. Dynamic

|  | ,  |  |      |                   |      |                |
|--|--|--|------|-------------------|------|----------------|
| Symbol   | Parameter  | Test conditions  | Min. | Тур.              | Max. | Unit           |
| 9fs <sup>(1)</sup>                                       | Forward transconductance   | $V_{DS} = 10 V_{,} I_{D} = 2.1 A$  | -    | 5                 | -    | S              |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub> | Input capacitance<br>Output capacitance<br>Reverse transfer<br>capacitance | V <sub>DS</sub> = 25 V, f = 1MHz,<br>V <sub>GS</sub> = 0                                   | -    | 680<br>80<br>17   | -    | pF<br>pF<br>pF |
| C <sub>oss eq.</sub> <sup>(2)</sup>                      | Equivalent output capacitance  | $V_{GS} = 0, V_{DS} = 0 \text{ to } 480 \text{ V}$   | -    | 98                | -    | pF             |
| Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub>     | Total gate charge<br>Gate-source charge<br>Gate-drain charge               | $V_{DD} = 520 \text{ V}, \text{ I}_{D} = 4.5 \text{ A},$ $V_{GS} = 10 \text{ V}$ Figure 16 | -    | 25<br>4.4<br>13.7 | 35   | nC<br>nC<br>nC |

1. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%.

2.  $C_{oss\;eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS.}$ 

Table 7. Switching times

| Symbol  | Parameter   | Test conditions  | Min. | Тур.                  | Max. | Unit                 |
|---|---|--|------|-----------------------|------|----------------------|
| t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>f</sub> | Turn-on delay time<br>Rise time<br>Turn-off-delay time<br>Fall time | $V_{DD} = 325 \text{ V}, \text{ I}_{D} = 2.1 \text{ A}, \\ \text{R}_{\text{G}} = 4.7 \ \Omega, \text{ V}_{\text{GS}} = 10 \text{ V} \\ \textbf{Figure 15}$ | -    | 20<br>15<br>140<br>40 | -    | ns<br>ns<br>ns<br>ns |
| t <sub>r(Voff)</sub><br>t <sub>f</sub><br>t <sub>c</sub>                      | Off-voltage rise time<br>Fall time<br>Cross-over time               | $V_{DD} = 325 \text{ V}, \text{ I}_{D} = 2.1 \text{ A}, \\ \text{R}_{\text{G}} = 4.7 \ \Omega, \text{ V}_{\text{GS}} = 10 \text{ V} \\ \textit{Figure 15}$ | -    | 12<br>7<br>15         | -    | ns<br>ns<br>ns       |



| Symbol   | Parameter  | Test conditions   | Min. | Тур.              | Max.      | Unit          |
|--|--|---|------|-------------------|-----------|---------------|
| I <sub>SD</sub><br>I <sub>SDM</sub> <sup>(1)</sup>     | Source-drain current<br>Source-drain current<br>(pulsed)                     |   | -    | -                 | 4.5<br>18 | A<br>A        |
| V <sub>SD</sub> <sup>(2)</sup>                         | Forward On voltage   | $I_{SD} = 4.5 \text{ A}, V_{GS} = 0$  | -    | -                 | 1.6       | V             |
| t <sub>rr</sub><br>Q <sub>rr</sub><br>I <sub>RRM</sub> | Reverse recovery time<br>Reverse recovery charge<br>Reverse recovery current | $I_{SD} = 4.5 \text{ A},$<br>di/dt = 100 A/µs<br>$V_{DD} = 100 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$<br><i>Figure 20</i> | -    | 375<br>1.76<br>10 | -         | ns<br>nC<br>A |

Table 8. Source Drain Diode

1. Pulse width limited by safe operating area.

2. Pulsed: Pulse duration =  $300 \ \mu$ s, duty cycle 1.5%.

| Table | 9.  | Ga |
|-------|-----|----|
|       | ••• |    |


ate-source Zener diode

| Symbol            | Parameter                     | Test conditions        | Min. | Тур. | Max. | Unit |
|-------------------|-------------------------------|------------------------|------|------|------|------|
| BV <sub>GSO</sub> | Gate-source breakdown voltage | lgs=± 1mA (open drain) | 30   | -    | -    | V    |

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.



### 2.1 Electrical characteristics (curves)



#### Figure 2. Safe operating area

Figure 3. Thermal impedance

**Transfer characteristics** 

Static drain source on resistance







Figure 5.

Figure 7.







#### Gate charge vs gate-source voltage Figure 9. Figure 8. **Capacitance variations**




Figure 10. Normalized gate threshold voltage Figure 11. vs temperature





Figure 12. Source-drain diode forward characteristics







Figure 13. Avalanche energy vs starting Tj









Figure 14. Normalized  $\mathsf{BV}_{\mathsf{DSS}}$  vs temperature



## 3 Test circuits

Figure 15. Switching times test circuit for resistive load








Figure 16. Gate charge test circuit

Figure 17. Test circuit for inductive load switching and diode recovery times




I


VD O
















# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



|      | TO-220FP mechanical data |      |      |  |  |  |
|------|--------------------------|------|------|--|--|--|
| Dim. | mm                       |      |      |  |  |  |
|      | Min.                     | Тур. | Max. |  |  |  |
| А    | 4.4                      |      | 4.6  |  |  |  |
| В    | 2.5                      |      | 2.7  |  |  |  |
| D    | 2.5                      |      | 2.75 |  |  |  |
| Е    | 0.45                     |      | 0.7  |  |  |  |
| F    | 0.75                     |      | 1    |  |  |  |
| F1   | 1.15                     |      | 1.70 |  |  |  |
| F2   | 1.15                     |      | 1.5  |  |  |  |
| G    | 4.95                     |      | 5.2  |  |  |  |
| G1   | 2.4                      |      | 2.7  |  |  |  |
| Н    | 10                       |      | 10.4 |  |  |  |
| L2   |                          | 16   |      |  |  |  |
| L3   | 28.6                     |      | 30.6 |  |  |  |
| L4   | 9.8                      |      | 10.6 |  |  |  |
| L5   | 2.9                      |      | 3.6  |  |  |  |
| L6   | 15.9                     |      | 16.4 |  |  |  |
| L7   | 9                        |      | 9.3  |  |  |  |
| Dia  | 3                        |      | 3.2  |  |  |  |



Doc ID 15565 Rev 1



# 5 Revision history

### Table 10. Document revision history

| Date        | Revision | Changes     |
|-------------|----------|-------------|
| 16-Apr-2009 | 1        | First issue |



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 15565 Rev 1

