


P5010AV


N-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
100V	50mΩ @ $V_{GS} = 10V$	5A



SOP-8



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS	
Drain-Source Voltage	V_{DS}	100	V	
Gate-Source Voltage	V_{GS}	± 20		
Continuous Drain Current ¹	I_D	$T_A = 25\text{ }^\circ\text{C}$	5	A
		$T_A = 100\text{ }^\circ\text{C}$	3	
Pulsed Drain Current ²	I_{DM}	40		
Avalanche Current	I_{AS}	38		
Avalanche Energy	E_{AS}	73	mJ	
Power Dissipation	P_D	$T_A = 25\text{ }^\circ\text{C}$	2	W
		$T_A = 100\text{ }^\circ\text{C}$	1.28	
Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150	$^\circ\text{C}$	

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Ambient	$R_{\theta JA}$		50	$^\circ\text{C} / \text{W}$
Junction-to-Case	$R_{\theta JC}$		25	

¹Pulse width limited by maximum junction temperature.

²Limited by Package

P5010AV

N-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	100			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	2	3	4	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±250	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V			1	μA
		V _{DS} = 80V, V _{GS} = 0V, T _J = 125 °C			10	
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 5A		38	50	mΩ
Forward Transconductance ¹	g _{fs}	V _{DS} = 10V, I _D = 5A		6		S
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	40			A
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz		1750		pF
Output Capacitance	C _{oss}			190		
Reverse Transfer Capacitance	C _{rss}			135		
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz		2		Ω
Total Gate Charge ²	Q _g	V _{DS} = 50V, I _D = 5A, V _{GS} = 10V		40		nC
Gate-Source Charge ²	Q _{gs}			10		
Gate-Drain Charge ²	Q _{gd}			17		
Turn-On Delay Time ²	t _{d(on)}	V _{DS} = 50V, I _D ≅ 5A, V _{GS} = 10V, R _{GEN} = 6Ω		7		nS
Rise Time ²	t _r			28		
Turn-Off Delay Time ²	t _{d(off)}			68		
Fall Time ²	t _f			60		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_J = 25 °C)						
Continuous Current	I _S				1.6	A
Forward Voltage ¹	V _{SD}	I _F = 5A, V _{GS} = 0V			1.2	V
Reverse Recovery Time	t _{rr}	I _F = 5A, dI _F /dt = 100A / μS		54		nS
Reverse Recovery Charge	Q _{rr}				100	

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

P5010AV


N-Channel Logic Level Enhancement Mode MOSFET




P5010AV

N-Channel Logic Level Enhancement Mode MOSFET


Safe Operating Area



Single Pulse Maximum Power Dissipation



Transient Thermal Response Curve



P5010AV

N-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

SOP-8 MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	4.8	4.9	5.0	H	0.4	0.6	0.93
B	3.8	3.9	4.0	I	0.19	0.21	0.25
C	5.79	6.0	6.2	J	0.25	0.375	0.5
D	0.33	0.4	0.51	K	0°	3°	18°
E	1.25	1.27	1.29				
F	1.1	1.3	1.65				
G	0.05	0.15	0.25				

