



NIKO-SEM P-Channel Logic Level Enhancement Mode Field Effect Transistor P3506DT
TO-220
Halogen-Free & Lead-Free

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
-60V	35mΩ	-40A



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	-60	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_c = 25^\circ C$	I_D	-40	A
	$T_c = 100^\circ C$		-25	
Pulsed Drain Current ¹		I_{DM}	-150	
Avalanche Current		I_{AS}	-40	
Avalanche Energy ²	$L = 0.1\text{mH}$	E_{AS}	80	mJ
Power Dissipation	$T_c = 25^\circ C$	P_D	104	W
	$T_c = 100^\circ C$		41	
Junction & Storage Temperature Range		T_J, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		1.2	°C / W
Junction-to-Ambient	$R_{\theta JA}$		40	°C / W

¹Pulse width limited by maximum junction temperature.

² $V_{DD} = -30V$. Starting $T_J = 25^\circ C$.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ C$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	-60			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	-2	-2.7	-4	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -48V, V_{GS} = 0V$			1	μA
		$V_{DS} = -40V, V_{GS} = 0V, T_J = 55^\circ C$			10	
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = -7V, I_D = -20A$	34	55		$m\Omega$
		$V_{GS} = -10V, I_D = -25A$	29	35		
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -25A$	30			S

NIKO-SEM P-Channel Logic Level Enhancement Mode Field Effect Transistor P3506DT
TO-220
Halogen-Free & Lead-Free

On-State Drain Current ¹	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -10V,	-150			A
DYNAMIC						
Input Capacitance	C _{iss}		2590			
Output Capacitance	C _{oss}	V _{GS} = 0V, V _{DS} = -30V, f = 1MHz	260			pF
Reverse Transfer Capacitance	C _{rss}		150			
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz	4.8			Ω
Total Gate Charge ²	Q _g		38.6			
Gate-Source Charge ²	Q _{gs}	V _{DS} = 0.5V _{(BR)DSS} , V _{GS} = -10V, I _D = -25A	13.6			nC
Gate-Drain Charge ²	Q _{gd}		8.8			
Turn-On Delay Time ²	t _{d(on)}		30			
Rise Time ²	t _r	V _{DS} = -30V, R _L = 1Ω	90			
Turn-Off Delay Time ²	t _{d(off)}	I _D ≈ -20A, V _{GS} = -10V, R _{GEN} = 6Ω	70			nS
Fall Time ²	t _f		15			
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_J = 25 °C)						
Continuous Current	I _S				-40	A
Forward Voltage ¹	V _{SD}	I _F = -25A, V _{GS} = 0V			-1.3	V
Reverse Recovery Time	t _{rr}		38			nS
Reverse Recovery Charge	Q _{rr}	I _F = -25A, dI _F /dt = 100A / μS	48			nC

¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.






²Independent of operating temperature.

REMARK: THE PRODUCT MARKED WITH “P3506DT”, DATE CODE or LOT #

NIKO-SEM**P-Channel Logic Level Enhancement Mode****Field Effect Transistor****P3506DT**

TO-220

Halogen-Free & Lead-Free

Output Characteristics**On-Resistance VS Drain Current****On-Resistance VS Gate-To-Source****On-Resistance VS Temperature****Transfer Characteristics****Gate charge Characteristics**