


**AMI5HG 0.5 micron CMOS Gate Array**
**Description**

OR2x is a family of 2-input gates which perform the logical OR function.

Logic Symbol	Truth Table															
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	H	H	L	H	H	H	H
A	B	Q														
L	L	L														
L	H	H														
H	L	H														
H	H	H														

**HDL Syntax**

Verilog ..... OR2x *inst\_name* (Q, A, B);

VHDL..... *inst\_name*: OR2x port map (Q, A, B);

**Pin Loading**

Pin Name	Equivalent Loads			
	OR21	OR22	OR24	OR26
A	1.0	1.0	2.1	2.1
B	1.0	1.0	2.1	2.1

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
OR21	2.0	TBD	2.6
OR22	2.0	TBD	3.6
OR24	4.0	TBD	7.3
OR26	5.0	TBD	10.7

a. See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Number of Equivalent Loads		1	4	8	13	17 (max)
OR21	From: Any Input	$t_{PLH}$	0.21	0.30	0.42	0.56
	To: Q	$t_{PHL}$	0.28	0.39	0.53	0.69
OR22	Number of Equivalent Loads		1	8	15	22
	From: Any Input	$t_{PLH}$	0.23	0.34	0.43	0.53
OR24	To: Q	$t_{PHL}$	0.32	0.48	0.61	0.71
	Number of Equivalent Loads		1	14	28	42
OR26	From: Any Input	$t_{PLH}$	0.21	0.31	0.40	0.49
	To: Q	$t_{PHL}$	0.31	0.45	0.57	0.68
Number of Equivalent Loads		1	21	42	62	83 (max)
OR26	From: Any Input	$t_{PLH}$	0.24	0.35	0.44	0.52
	To: Q	$t_{PHL}$	0.39	0.55	0.67	0.78

Delay will vary with input conditions. See page 2-17 for interconnect estimates.