


## AMI5HG 0.5 micron CMOS Gate Array

### Description

ONCx is a family of OR-NAND circuits consisting of one 3-input OR gate and two 2-input OR gates into a 3-input NAND gate.

Core Logic

Logic Symbol	Truth Table																																								
	<table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>F</th> <th>G</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="7" style="text-align: center;">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	E	F	G	Q	L	L	L	X	X	X	X	H	X	X	X	L	L	X	X	H	X	X	X	X	X	L	L	H	All other combinations							L
A	B	C	D	E	F	G	Q																																		
L	L	L	X	X	X	X	H																																		
X	X	X	L	L	X	X	H																																		
X	X	X	X	X	L	L	H																																		
All other combinations							L																																		

### HDL Syntax

Verilog ..... ONCx *inst\_name* (Q, A, B, C, D, E, F, G);

VHDL ..... *inst\_name*: ONCx port map (Q, A, B, C, D, E, F, G);

### Pin Loading

Pin Name	Equivalent Loads		
	ONC2	ONC4	ONC6
A	1.0	1.0	2.1
B	1.0	1.0	2.1
C	1.0	1.0	2.1
D	1.0	1.0	2.1
E	1.0	1.0	2.1
F	1.0	1.0	2.1
G	1.0	1.0	2.1

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
ONC2	6.0	TBD	11.7
ONC4	7.0	TBD	12.7

## AMI5HG 0.5 micron CMOS Gate Array

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
ONC6	12.0	TBD	22.7

a. See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Device	Number of Equivalent Loads		1	4	8	13	17 (max)
	ONC2	From: Any Input	$t_{PLH}$	0.55	0.63	0.75	0.88
To: Q		$t_{PHL}$	0.54	0.69	0.83	0.99	1.11
ONC4	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input	$t_{PLH}$	0.48	0.58	0.67	0.77	0.89
	To: Q	$t_{PHL}$	0.53	0.71	0.85	0.98	1.11
ONC6	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input	$t_{PLH}$	0.46	0.58	0.69	0.79	0.87
	To: Q	$t_{PHL}$	0.52	0.72	0.85	0.96	1.09

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Core Logic