

# MOSFET - Power, Single N-Channel 40 V, 2.95 mΩ, 161 A NVMFS5831NL

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5831NLWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	40	V
Gate-to-Source Voltage	Э		V <sub>GS</sub>	± 20	V
Continuous Drain Cur-			I <sub>D</sub>	161	Α
rent R <sub>ΨJ-mb</sub> (Notes 1, 2, 3, 4)	Steady	T <sub>mb</sub> = 100°C		114	
Power Dissipation	State	T <sub>mb</sub> = 25°C	$P_{D}$	143	W
R <sub>ΨJ-mb</sub> (Notes 1, 2, 3)		T <sub>mb</sub> = 100°C		72	
Continuous Drain Cur-		T <sub>A</sub> = 25°C	I <sub>D</sub>	26	Α
rent R <sub>θJA</sub> (Notes 1, 3, 4)	Steady	T <sub>A</sub> = 100°C		19	
Power Dissipation	State	T <sub>A</sub> = 25°C	$P_{D}$	3.8	W
R <sub>θJA</sub> (Notes 1, 3)		T <sub>A</sub> = 100°C		1.9	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	900	Α
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C	
Source Current (Body Diode)		Is	119	Α	
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 23 A)		E <sub>AS</sub>	683	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	1.05	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	39.4	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi  $(\Psi)$  is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

1


V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	2.95 mΩ @ 10 V	101.4
40 V	4.8 mΩ @ 4.5 V	161 A



**N-CHANNEL MOSFET** 



DFNW5 (SO8FL) CASE 507BA



5831LW = Specific Device Code A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS					•		•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				38.9		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	T <sub>J</sub> = 25 °C			1	μΑ	
		V <sub>DS</sub> = 40 V	T <sub>J</sub> = 125°C			100		
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA	
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	1.4		2.4	V	
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.17		mV/°C	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 20 A		2.38	2.95	mΩ	
		V <sub>GS</sub> = 4.5 V I <sub>D</sub> = 20 A			3.66	4.8		
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub>	<sub>0</sub> = 20 A		25.3		S	
CHARGES, CAPACITANCES & GATE RESIS	TANCE				•			
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			4946		pF	
Output Capacitance	C <sub>OSS</sub>				574			
Reverse Transfer Capacitance	C <sub>RSS</sub>		389			1		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V}; I_D = 20 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V}; I_D = 20 \text{ A}$			46.5		nC	
Total Gate Charge	Q <sub>G(TOT)</sub>				90		1	
Threshold Gate Charge	Q <sub>G(TH)</sub>				9.1			
Gate-to-Source Charge	$Q_{GS}$		2011 201		14.2			
Gate-to-Drain Charge	$Q_{GD}$	$V_{GS} = 4.5 \text{ V}, V_{DS} = 3$	32 V; I <sub>D</sub> = 20 A		22		1	
Plateau Voltage	$V_{GP}$				3.2		V	
SWITCHING CHARACTERISTICS (Note 6)					-			
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 10 \text{ A}, R_{G} = 1.0 \Omega$			22.5		ns	
Rise Time	t <sub>r</sub>				24.7			
Turn-Off Delay Time	t <sub>d(OFF)</sub>				34.6			
Fall Time	t <sub>f</sub>				12.9		1	
DRAIN-SOURCE DIODE CHARACTERISTIC	s				-			
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$		0.75	1.2	V	
		I <sub>S</sub> = 10 A	T <sub>J</sub> = 125°C		0.6			
Reverse Recovery Time	t <sub>RR</sub>		•		35.6		ns	
Charge Time	t <sub>a</sub>	$V_{GS} = 0 \text{ V, dIS/dt}$	= 100 A/us,		19.2		1	
Discharge Time	t <sub>b</sub>	I <sub>S</sub> = 20 /			16.4		1	
Reverse Recovery Charge	Q <sub>RR</sub>	1			31.9		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

6. Switching characteristics are independent of operating junction temperatures.

### **TYPICAL CHARACTERISTICS**




Figure 5. On–Resistance Variation with Temperature

T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

50

75

100

125

150

25

-25

-50

Figure 6. Drain-to-Source Leakage Current vs. Voltage

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

20

10

15

25

30

35

40

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

#### **TYPICAL CHARACTERISTICS**




Figure 13. Transient Thermal Impedance

# **DEVICE ORDERING INFORMATION**


Device	Marking	Package	Shipping <sup>†</sup>
NVMFS5831NLWFT1G	5831LW	DFNW5 (Pb-Free)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **PACKAGE DIMENSIONS**


## DFNW5 5x6 (FULL-CUT SO8FL WF)

CASE 507BA **ISSUE A** 






- TES:
  DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
  CONTROLLING DIMENSION: MILLIMETERS
  DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS.
  THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN
  FEATURES TO AID IN FILLET FORMATION ON THE LEADS
  DURING MOUNTING.




	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.33	0.41	0.51	
c	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
Ε	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
e	1.27 BSC			
G	0.51	0.575	0.71	
K	1.20	1.35	1.50	
L	0.51	0.575	0.71	
L1	0.150 REF			
М	3.00	3.40	3.80	
θ	0*		12°	



SIDE VIEW

0.10 C



2X 0.4950
PACKAGE 2X 0.475 3.20  2x 1.53 4.53  2x 0.905 1.33  4x 1.00 1 1.27  4x 0.75 1.27  4x 0.75

## RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative