## **Power MOSFET**

# 25 V, 89 A, Single N-Channel, DPAK/IPAK

#### **Features**

- Trench Technology
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**

- VCORE Applications
- DC-DC Converters
- Low Side Switching

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Para	Symbol	Value	Unit		
Drain-to-Source Vol	Drain-to-Source Voltage				
Gate-to-Source Volt	Gate-to-Source Voltage				V
Continuous Drain		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	16.8	Α
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 85°C		13.0	
Power Dissipation $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 25°C	$P_{D}$	2.14	W
Continuous Drain		T <sub>A</sub> = 25°C	ID	13.3	Α
Current R <sub>θJA</sub> (Note 2)	Steady State	T <sub>A</sub> = 85°C		10.3	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.33	W
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	89	Α
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 85°C		69	
Power Dissipation $R_{\theta JC}$ (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	60	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	179	Α
Current Limited by P	ackage	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	45	Α
Operating Junction a Temperature	Operating Junction and Storage Temperature				ç
Source Current (Bod	Source Current (Body Diode)				
Drain to Source dV/c	dV/dt	6	V/ns		
Single Pulse Drain-to-Source Avalanche Energy ( $T_J$ = 25°C, $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $I_L$ = 19 $A_{pk}$ , $L$ = 1.0 mH, $R_G$ = 25 $\Omega$ )			EAS	180.5	mJ
Lead Temperature for (1/8" from case for 1		Purposes	TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



## ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
25 V	4.7 m $\Omega$ @ 10 V	89 A
25 V	6.8 mΩ @ 4.5 V	69 A










DPAK CASE 369AA (Bent Lead) STYLE 2

3 IPAK CASE 369AC (Straight Lead)

IPAK CASE 369D (Straight Lead DPAK) STYLE 2

# MARKING DIAGRAMS & PIN ASSIGNMENTS



A = Assembly Location\*

Y = Year
WW = Work Week
4856N = Device Code
G = Pb-Free Package

\* The Assembly Location Code (A) is front side optional. In cases where the Assembly Location is stamped in the package bottom (molding ejecter pin), the front side assembly code may be blank.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

## THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	2.5	°C/W
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{ heta JA}$	70	
Junction-to-Ambient - Steady State (Note 2)	$R_{ heta JA}$	113	

- 1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.

## **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS						<u></u>	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				23		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	T <sub>J</sub> = 25°C			1.0	
		V <sub>DS</sub> = 20 V	T <sub>J</sub> = 125°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)	-						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	1.45		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.9		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		3.9	4.7	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		5.3	6.8	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 1.5 V, I <sub>E</sub>	<sub>0</sub> = 15 A		73		S
CHARGES AND CAPACITANCES	-						
Input Capacitance	C <sub>ISS</sub>				2241		
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 12 V			567		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>				279		1
Total Gate Charge	Q <sub>G(TOT)</sub>				18	27	
Threshold Gate Charge	Q <sub>G(TH)</sub>		15 \		3.4		
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 3.5 \text{ V}$	15 V, I <sub>D</sub> = 30 A		6.7		nC
Gate-to-Drain Charge	$Q_{GD}$				6.6		1
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A			38		nC
SWITCHING CHARACTERISTICS (Note	4)						
Turn-On Delay Time	t <sub>d(ON)</sub>				15.7		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			22.5		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>				18.6		ns
Fall Time	t <sub>f</sub>				7.5		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 3. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.
- 4. Switching characteristics are independent of operating junction temperatures.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified) (continued)


Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (N	Note 4)				-		
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 11.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			8.7		
Rise Time	t <sub>r</sub>				17.5		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	I <sub>D</sub> = 15 A, R <sub>G</sub>	= 3.0 Ω		27.2		ns
Fall Time	t <sub>f</sub>				4.0		
DRAIN-SOURCE DIODE CHARACT	ERISTICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.87	1.2	
		$V_{GS} = 0 \text{ V},$ $I_S = 30 \text{ A}$ $I_J = 125^{\circ}\text{C}$	T <sub>J</sub> = 125°C		0.72		V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/μs, I <sub>S</sub> = 30 A			18.7		
Charge Time	t <sub>a</sub>				9.3		ns
Discharge Time	t <sub>b</sub>				9.4		
Reverse Recovery Charge	Q <sub>RR</sub>				8.0		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>				2.49		nΗ
Drain Inductance, DPAK	L <sub>D</sub>				0.0164		
Drain Inductance, IPAK	L <sub>D</sub>	T <sub>A</sub> = 25°C			1.88		
Gate Inductance	L <sub>G</sub>				3.46		
Gate Resistance	$R_{G}$				0.6		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.


#### TYPICAL PERFORMANCE CURVES



130  $V_{DS} \geq 10 \ V$ 120 110 DRAIN CURRENT (AMPS) 100 90 80 70 60 50 40  $T_J = 125^{\circ}C$ 30 ۵ 20  $T_J = 25^{\circ}C$ 10  $T_J = -55^{\circ}C$ 0 2 3 4 5 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Drain Voltage

#### TYPICAL PERFORMANCE CURVES




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

#### **TYPICAL PERFORMANCE CURVES**




Figure 13. Thermal Response

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD4856NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4856N-1G	IPAK (Pb-Free)	75 Units / Rail
NTD4856N-35G	IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb-Free)	75 Units / Rail
NVD4856NT4G*	DPAK (Pb-Free)	2500 / Tape & Reel
NVD4856NT4G-VF01	DPAK (Pb-Free)	2500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

#### **PACKAGE DIMENSIONS**

## **DPAK (SINGLE GUAGE)**


CASE 369AA **ISSUE B** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME
- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
  6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- PLANE H.

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108	REF	2.74 REF	
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

#### **SOLDERING FOOTPRINT\***



 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 3:1


STYLE 2:

PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### 3 IPAK, STRAIGHT LEAD CASE 369AC **ISSUE O**




#### NOTES:


- 1.. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. . CONTROLLING DIMENSION: INCH.

- SEATING PLANE IS ON TOP OF DAMBAR POSITION. DIMENSION A DOES NOT INCLUDE DAMBAR POSITION OR MOLD GATE.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.043	0.94	1.09
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.134	0.142	3.40	3.60
R	0.180	0.215	4.57	5.46
٧	0.035	0.050	0.89	1.27
W	0.000	0.010	0.000	0.25

**IPAK** CASE 369D **ISSUE C** 





#### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Z	0.155		3.93	

#### STYLE 2:

- PIN 1. GATE
  - DRAIN 3. SOURCE
  - DRAIN

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. Coverage may be accessed at <a href="https://www.onsemi.com/site/par/-atent\_-warking.pgr">www.onsemi.com/site/par/-atent\_-warking.pgr</a>. On Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative