MOSFET – Power, Single, N-Channel, DPAK/IPAK 30 V, 35 A

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Applications

- CPU Power Delivery
- DC-DC Converters
- High Side Switching

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)


| Parameter | | | Symbol | Value | Unit |
|--|------------------------|-----------------------|--------------------------------------|----------------|------|
| Drain-to-Source Voltage | | | V_{DSS} | 30 | V |
| Gate-to-Source Vol | Gate-to-Source Voltage | | | ±20 | V |
| Continuous Drain | | T _A = 25°C | I _D | 8.5 | Α |
| Current R _{θJA} (Note 1) | | T _A = 85°C | | 6.5 | |
| Power Dissipation R _{0JA} (Note 1) | | T _A = 25°C | P _D | 1.92 | W |
| Continuous Drain Current R _{BJA} | | T _A = 25°C | ID | 6.9 | Α |
| (Note 2) | Steady | T _A = 85°C | | 5.3 | |
| Power Dissipation $R_{\theta JA}$ (Note 2) | State | T _A = 25°C | P _D | 1.26 | W |
| Continuous Drain | | T _C = 25°C | I _D | 35 | Α |
| Current R _{θJC} (Note 1) | | T _C = 85°C | | 27 | |
| Power Dissipation R _{0JC} (Note 1) | | T _C = 25°C | P _D | 32.6 | W |
| Pulsed Drain Current | t _p =10μs | T _A = 25°C | I _{DM} | 87 | Α |
| Current Limited by Package T _A = 25°C | | | I _{DmaxPkg} | 35 | Α |
| Operating Junction and Storage Temperature | | | T _J , T _{STG} | -55 to +175 | °C |
| Source Current (Body Diode) | | | I _S | 27 | Α |
| Drain to Source dV/dt | | | dV/dt | 6 | V/ns |



ON Semiconductor®

http://onsemi.com

| V _{(BR)DSS} | R _{DS(ON)} MAX | I _D MAX |
|----------------------|-------------------------|--------------------|
| 30 V | 15 mΩ @ 10 V | 05.4 |
| | 25 mΩ @ 4.5 V | 35 A |











3 IPAK CASE 369AC (Straight Lead)

MARKING DIAGRAMS & PIN ASSIGNMENTS





A = Assembly Location*

Y = Year
WW = Work Week
4815N = Device Code
G = Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

| Parameter | Symbol | Value | Unit |
|---|----------------|-------|------|
| Single Pulse Drain-to-Source Avalanche Energy (V_{DD} = 24 V, V_{GS} = 10 V, I_L = 11 A_{pk} , L = 1.0 mH, R_G = 25 Ω) | EAS | 60.5 | mJ |
| Lead Temperature for Soldering Purposes (1/8" from case for 10 s) | T _L | 260 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|---|---------------------|-------|------|
| Junction-to-Case (Drain) | $R_{	heta JC}$ | 4.6 | °C/W |
| Junction-to-TAB (Drain) | $R_{\theta JC-TAB}$ | 3.5 | |
| Junction-to-Ambient - Steady State (Note 1) | $R_{	heta JA}$ | 78 | 1 |
| Junction-to-Ambient - Steady State (Note 2) | $R_{\theta JA}$ | 119 | |

ELECTRICAL CHARACTERISTICS (T_{.1} = 25°C unless otherwise specified)

| Parameter | Symbol | Test Condition | | Min | Тур | Max | Unit |
|--|--|--|------------------------|-----|------|------|-------|
| OFF CHARACTERISTICS | | | | | | | |
| Drain-to-Source Breakdown Voltage | V _{(BR)DSS} | V _{GS} = 0 V, I _D = | = 250 μA | 30 | | | V |
| Drain-to-Source Breakdown Voltage Temperature Coefficient | V _{(BR)DSS} / T _J | | | | 25 | | mV/°C |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{GS} = 0 V, | T _J = 25 °C | | | 1 | |
| | | V _{DS} = 24 V | T _J = 125°C | | | 10 | μΑ |
| Gate-to-Source Leakage Current | I _{GSS} | V _{DS} = 0 V, V _{GS} | s = ±20 V | | | ±100 | nA |
| ON CHARACTERISTICS (Note 3) | | | | | | | |
| Gate Threshold Voltage | V _{GS(TH)} | $V_{GS} = V_{DS}, I_D = 250 \mu A$ | | 1.5 | | 2.5 | V |
| Negative Threshold Temperature Coefficient | V _{GS(TH)} /T _J | | | | 5.6 | | mV/°C |
| Drain-to-Source On Resistance | R _{DS(on)} | V _{GS} = 10 V to 11.5 V | I _D = 30 A | | 12 | 15 | |
| | | 11.5 V | I _D = 15 A | | 11.5 | | 0 |
| | | V _{GS} = 4.5 V | I _D = 30 A | | 21 | 25 | mΩ |
| | | | I _D = 15 A | | 18.3 | | |
| Forward Transconductance | 9FS | V _{DS} = 15 V, I _D = 10 A | | | 6.0 | | S |
| CHARGES AND CAPACITANCES | | | | | _ | | |
| Input Capacitance | C _{ISS} | | | | 770 | | |
| Output Capacitance | C _{OSS} | V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 12 V | | | 181 | | pF |
| Reverse Transfer Capacitance | C _{RSS} | | | | 108 | | 1 |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

^{3.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

^{4.} Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified) (continued)


| Parameter | Symbol | Test Condition | | Min | Тур | Max | Unit |
|-------------------------------|---------------------|--|----------------------------|-----|--------|-----|-------|
| CHARGES AND CAPACITANCES | | | | | | | |
| Total Gate Charge | Q _{G(TOT)} | | | | 6.0 | 6.6 | |
| Threshold Gate Charge | Q _{G(TH)} | 1 | 5.// 00 A | | 0.9 | | 0 |
| Gate-to-Source Charge | Q_{GS} | $V_{GS} = 4.5 \text{ V}, V_{DS} = 19$ | 5 V; I _D = 30 A | | 2.5 | | nC |
| Gate-to-Drain Charge | Q_{GD} | 1 | | | 3.1 | | |
| Total Gate Charge | Q _{G(TOT)} | $V_{GS} = 11.5 \text{ V}, V_{DS}$ $I_D = 30 \text{ A}$ | _S = 15 V; | | 14.1 | | nC |
| SWITCHING CHARACTERISTICS (No | ote 4) | • | • | | • | | |
| Turn-On Delay Time | t _{d(ON)} | | | | 10.5 | | |
| Rise Time | t _r | V _{GS} = 4.5 V, V _{DS} = 15 | 5 V. In = 15 A. | | 21.4 | | ns |
| Turn-Off Delay Time | t _{d(OFF)} | R _G = 3.0 9 | Ω | | 11.4 | | |
| Fall Time | t _f | 1 | | | 3.5 | | 1 |
| Turn-On Delay Time | t _{d(ON)} | | | | 6.3 | | |
| Rise Time | t _r | VGS = 11.5 V. VD | e = 15 V. | | 17.6 | | 1 |
| Turn-Off Delay Time | t _{d(OFF)} | V_{GS} = 11.5 V, V_{DS} = 15 V, I_{D} = 15 A, R_{G} = 3.0 Ω | | | 18.4 | | ns ns |
| Fall Time | t _f | | | | 2.3 | | |
| DRAIN-SOURCE DIODE CHARACTE | RISTICS | | | | | | |
| Forward Diode Voltage | V _{SD} | V _{GS} = 0 V, | T _J = 25°C | | 1.0 | 1.2 | ., |
| | | I _S = 30 A | T _J = 125°C | | 0.92 | | V |
| Reverse Recovery Time | t _{RR} | | | | 15.3 | | |
| Charge Time | ta | V _{GS} = 0 V, dlS/dt = | 100 A/us. | | 8.7 | | ns |
| Discharge Time | t _b | I _S = 30 A | , ,,, | | 6.6 | | |
| Reverse Recovery Charge | Q _{RR} | 1 | | | 5.5 | | nC |
| PACKAGE PARASITIC VALUES | | | | | | | |
| Source Inductance | L _S | | | | 2.49 | | nΗ |
| Drain Inductance, DPAK | L _D | T _A = 25°C | | | 0.0164 | | |
| Drain Inductance, IPAK | L _D | | | | 1.88 | | |
| Gate Inductance | L _G | | | | 3.46 | | |
| Gate Resistance | R_{G} | 1 | | | 2.6 | | Ω |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.

^{4.} Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES



80 $V_{DS} \ge 10 \text{ V}$ 70 DRAIN CURRENT (AMPS) 60 50 40 30 T_J = 125°C 20 $T_J = 25^{\circ}C$ ۵ 10 $T_J = -55^{\circ}C$ 0 2 5 0 4 6 8 10 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Drain Voltage

TYPICAL PERFORMANCE CURVES



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL PERFORMANCE CURVES




Figure 13. Avalanche Characteristics




Figure 14. Thermal Response

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|--------------|---|-----------------------|
| NTD4815NT4G | DPAK (Pb-Free) | 2500 / Tape & Reel |
| NTD4815N-35G | IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb-Free) | 75 Units / Rail |
| NVD4815NT4G* | DPAK (Pb-Free) | 2500 / Tape & Reel |


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP

Capable.

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE)

CASE 369AA **ISSUE B**



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: INCHES.

 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.

 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

| | INC | HES | MILLIM | IETERS |
|-----|-------|-------|--------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.086 | 0.094 | 2.18 | 2.38 |
| A1 | 0.000 | 0.005 | 0.00 | 0.13 |
| b | 0.025 | 0.035 | 0.63 | 0.89 |
| b2 | 0.030 | 0.045 | 0.76 | 1.14 |
| b3 | 0.180 | 0.215 | 4.57 | 5.46 |
| С | 0.018 | 0.024 | 0.46 | 0.61 |
| c2 | 0.018 | 0.024 | 0.46 | 0.61 |
| D | 0.235 | 0.245 | 5.97 | 6.22 |
| E | 0.250 | 0.265 | 6.35 | 6.73 |
| е | 0.090 | BSC | 2.29 | BSC |
| Н | 0.370 | 0.410 | 9.40 | 10.41 |
| L | 0.055 | 0.070 | 1.40 | 1.78 |
| L1 | 0.108 | REF | 2.74 | REF |
| L2 | 0.020 | BSC | 0.51 | BSC |
| L3 | 0.035 | 0.050 | 0.89 | 1.27 |
| L4 | | 0.040 | | 1.01 |
| Z | 0.155 | | 3.93 | |

SOLDERING FOOTPRINT*

6.20 3.00 0.244 0.118 2.58 0.102 5.80 1.60 6.17 0.228 0.063 0.243

 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 3:1


STYLE 2:

PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

3 IPAK, STRAIGHT LEAD CASE 369AC **ISSUE O**



NOTES:

- 1.. DIMENSIONING AND TOLERANCING
- PER ANSI Y14.5M, 1982.

 CONTROLLING DIMENSION: INCH.
- SEATING PLANE IS ON TOP OF DAMBAR POSITION.
- DIMENSION A DOES NOT INCLUDE DAMBAR POSITION OR MOLD GATE.

| | INCHES | | MILLIM | IETERS | |
|-----|--------|-------|--------|--------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 0.235 | 0.245 | 5.97 | 6.22 | |
| В | 0.250 | 0.265 | 6.35 | 6.73 | |
| С | 0.086 | 0.094 | 2.19 | 2.38 | |
| D | 0.027 | 0.035 | 0.69 | 0.88 | |
| Е | 0.018 | 0.023 | 0.46 | 0.58 | |
| F | 0.037 | 0.043 | 0.94 | 1.09 | |
| G | 0.090 | BSC | 2.29 | BSC | |
| Н | 0.034 | 0.040 | 0.87 | 1.01 | |
| J | 0.018 | 0.023 | 0.46 | 0.58 | |
| K | 0.134 | 0.142 | 3.40 | 3.60 | |
| R | 0.180 | 0.215 | 4.57 | 5.46 | |
| ٧ | 0.035 | 0.050 | 0.89 | 1.27 | |
| W | 0.000 | 0.010 | 0.000 | 0.25 | |

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative