### **Power MOSFET**

### 14 A, 25 V, N-Channel DPAK

#### **Features**

- Planar HD3e Process for Fast Switching Performance
- Low R<sub>DS(on)</sub> to Minimize Conduction Loss
- Low C<sub>iss</sub> to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High–Efficiency DC–DC Converters
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	25	Vdc
Gate-to-Source Voltage - Continuous	$V_{GS}$	±20	Vdc
Thermal Resistance – Junction–to–Case Total Power Dissipation @ $T_A = 25^{\circ}C$ Drain Current – Continuous @ $T_A = 25^{\circ}C$ , Chip – Continuous @ $T_A = 25^{\circ}C$ , Limited by Package – Single Pulse (tp $\leq$ 10 $\mu$ s)	R <sub>θJC</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub>	6.0 20.8 14 11.4 28	°C/W W A A A
Thermal Resistance, Junction-to-Ambient (Note 1) Total Power Dissipation @ T <sub>A</sub> = 25°C Drain Current - Continuous @ T <sub>A</sub> = 25°C	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub>	80 1.56 3.1	°C/W W A
Thermal Resistance, Junction-to-Ambient (Note 2) Total Power Dissipation @ T <sub>A</sub> = 25°C Drain Current - Continuous @ T <sub>A</sub> = 25°C	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub>	120 1.04 2.5	°C/W W A
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. When surface mounted to an FR4 board using 0.5 sq. in pad size.
- 2. When surface mounted to an FR4 board using minimum recommended pad



#### ON Semiconductor®

http://onsemi.com


# 14 AMPERES, 25 VOLTS $R_{DS(on)} = 70.4 \text{ m}\Omega \text{ (Typ)}$





DPAK
CASE 369C
(Surface Mount)
STYLE 2

## MARKING DIAGRAM & PIN ASSIGNMENTS



A = Assembly Location\*

Y = Year WW = Work Week 14N03 = Device Code G = Pb-Free Package

\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Chara	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Note 3) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)		V(br) <sub>DSS</sub>	25 -	28 -	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		I <sub>DSS</sub>	_ _	- -	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	_	-	±100	nAdc	
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (Note 3) $ (V_{DS} = V_{GS}, I_D = 250  \mu \text{Adc}) $ Threshold Temperature Coefficient (Negative)		V <sub>GS(th)</sub>	1.0	1.5 -	2.0	Vdc mV/°C
Static Drain-to-Source On-Resista $(V_{GS} = 4.5 \text{ Vdc}, I_D = 5 \text{ Adc})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc})$	R <sub>DS(on)</sub>	_ _	117 70.4	130 95	mΩ	
Forward Transconductance (Note 3) (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 5 Adc)	9FS	_	7.0	-	Mhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	_	115	_	pF
Output Capacitance	$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz})$	C <sub>oss</sub>	_	62	_	
Transfer Capacitance		C <sub>rss</sub>	_	33	_	
SWITCHING CHARACTERISTICS	(Note 4)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	3.8	_	ns
Rise Time	(V <sub>GS</sub> = 10 Vdc, V <sub>DD</sub> = 10 Vdc,	t <sub>r</sub>	_	27	_	
Turn-Off Delay Time	$I_D = 5 \text{ Adc}, R_G = 3 \Omega$	t <sub>d(off)</sub>	_	9.6	_	
Fall Time		t <sub>f</sub>	_	2.0	_	
Gate Charge	(V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 5 Adc, V <sub>DS</sub> = 10 Vdc) (Note 3)	$Q_{T}$	_	1.8	_	nC
		Q <sub>1</sub>	_	0.8	_	
		$Q_2$	_	0.7	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On-Voltage	$(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 3)}$ $(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>		0.93 0.82	1.2	V <sub>dc</sub>
Reverse Recovery Time		t <sub>rr</sub>	_	6.6	_	ns
	(I <sub>S</sub> = 5 Adc, V <sub>GS</sub> = 0 Vdc,	ta	_	4.75	-	1
	$dl_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 3)}$	t <sub>b</sub>	_	1.88	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.002	_	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.

4. Switching characteristics are independent of operating junction temperatures.


#### **TYPICAL CHARACTERISTICS**



14 V<sub>DS</sub> ≥ 10 V 12 ID, DRAIN CURRENT (AMPS) 10 8 6 T<sub>J</sub> = 25°C -55°C 0 0 2 3 5 6 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On–Resistance versus Drain Current and Temperature

Figure 4. On–Resistance versus Drain Current and Temperature






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus
Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

#### **TYPICAL CHARACTERISTICS**




Figure 12. Thermal Response

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD14N03RT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD14N03RT4G*	DPAK (Pb-Free)	2500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

#### PACKAGE DIMENSIONS

### **DPAK (SINGLE GAUGE)**

CASE 369C ISSUE E



#### NOTES

- DIMENSIONING AND TOLERANCING PER ASME


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 53, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- 7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090 BSC 2.29 B		BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

- STYLE 2: PIN 1. GATE 2. DRAIN

  - SOURCE DRAIN

#### SOLDERING FOOTPRINT\*



 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 3:1

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative