

32-BIT ARM926EJ-S BASED MCU

# NUC910ABN 32-bit ARM926EJ-S Based Microcontroller Product Data Sheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton. Nuvoton is providing this document only for reference purposes of ARM926-based system design. Nuvoton assumes no responsibility for errors or omissions. All data and specifications are subject to change without notice.. For additional information or questions, please contact: Nuvoton Technology Corporation.

## 32-BIT ARM926EJ-S BASED MCU

### **Table of Contents**

1	GENERAL DESCRIPTION	
2	FEATURES	
3	PIN DIAGRAM	12
4	PIN ASSIGNMENT	
5	PIN DESCRIPTION	21
5	.1 PIN DESCRIPTION FOR INTERFACE	21
5	.2 GPIO SHARE PIN DESCRIPTION	
6	FUNCTIONAL BLOCK	32
7	FUNCTIONAL DESCRIPTION	
7	.1 ARM926EJ-S CPU CORE	22
-	.2 System Manager	
	7.2.1 Overview	
	7.2.2 System Memory Map	
	7.2.3 Address Bus Generation	
	7.2.4 AHB Bus Arbitration	
	7.2.4.1 Fixed Priority Mode	
	7.2.4.2 Rotate Priority Mode	
	7.2.5 Power-On Setting	
	7.2.6 System Booting	
	7.2.7 System Global Control Registers Map	
7	.3 CLOCK CONTROLLER	
	7.3.1 Power management	
	7.3.2 Clock Control Registers Map	
	.4 External Bus Interface	
15	7.4.1 Overview	
	7.4.2 Functional Description	
	7.4.2.1 SDRAM Controller	
	7.4.2.2 SDRAM Components Supported	
	7.4.2.3 AHB Bus Address Mapping to SDRAM Bus	
	7.4.2.4 SDRAM Power-Up Sequence	
	7.4.3 EBI Register Mapping	
	7.4.4 EBI Register Details	
7	.5 ETHERNET MAC CONTROLLER	
	EMC Descriptors	
	7.5.1.1 Rx Buffer Descriptor	
	7.5.1.2 Tx Buffer Descriptor	
	7.5.2 EMC Register Mapping	
	7.5.3 EMC Register Details	
	7.5.4 Operation Notes	
7	.6 GDMA CONTROLLER	
	Publication Poleace Date: Jun. 1	0 2010

7.6.1	Overview & Features	151
7.6.2	GDMA Non-Descriptor Functional Description	
7.6.3	GDMA Descriptor Functional Description	
7.6.3.1	Descriptor Fetch Function	153
	Ordering function in Descriptor fetch mode	
7.6.3.3	Channel Reset	156
7.6.3.4	Non-Descriptor Fetch Function	156
7.6.4	GDMA Register Map	157
7.7 USB	HOST CONTROLLER (USBH)	1/5
7.7.1	Register Mapping	176
7.7.2	Register Details	1/8
	2.0 Device Controller	
7.8.1	USB Device Register Group Summary	
7.8.2	USB Device Control Registers Map	
7.8.3	USB Device Control Registers	
	Controller (DMAC)	
7.9.1	DMA Controller Registers Map	
7.9.2	DMAC Registers	
	Memory Interface Controller (FMI)	
7.10.1	FMI Controller Registers Map	
7.10.2	Register Details	
	DISPLAY INTERFACE CONTROLLER (LCM)	
7.11.1	LCD Controller Function Description	
7.11.1.1		
7.11.1.2 7.11.1.3		
7.11.1.4		
7.11.2	LCD Controller Register Map	
7.11.3	LCD Controller Register	
	CONTROLLER	
7.12.1	IIS Interface	
7.12.2	AC97 Interface	
7.12.3	Audio Controller Register Map	
	I INTERFACE CONTROLLER	
7.13.1	ATAPI Interface Controller Registers Map	
	ATA Control Registers	
	GRAPHIC ENGINE	
	2-D Graphic Engine Control Registers Map	
7.14.2	2-D Graphic Engine Control Registers	
	CONTROLLER.	
	UART Feature Description	
7.15.1.1		
7.15.1.2		
7.15.1.3	3 UART2	468
7.15.1.4		
7.15.1.5		
7.15.2	UART Control Registers Map	
	R Controller	
7.16.1	General Timer Controller	
7.16.2	Watchdog Timer	
7.16.3	Timer Control Registers Map	
	Publication Release Date: Jun. 18, 2	010

7.17.2 AIC Registers Map	
7.18 GENERAL-PURPOSE INPUT/OUTPUT (G	PIO)
7.18.1 Overview	
7.18.2 GPIO Multiplexed Functions	s Table
7.18.3 GPIO Control Registers Ma	0
7.19.1 RTC Register Mapping	
7.20 SMART CARD HOST INTERFACE (SC)	
7.20.1 SC Register Map	
	CONTROLLER
7.21.1 $I^2C$ Protocol	
7.21.2 I2C Serial Interface Contro	I Registers Map
7.22 UNIVERSAL SERIAL INTERFACE CONTRO	DLLER (USI)
0	Reload Automatically
	e
,	e
<b>a</b> 1	
7.24 KEYPAD INTERFACE (KPI)	
	Мар
	ce Register Map
	C)
	Screen
8 ELECTRICAL SPECIFICATIONS	
8.1 ABSOLUTE MAXIMUM RATINGS	
8.2 DC SPECIFICATIONS	
8.2.2 USB Low-/Full-Speed DC E	lectrical Specifications651
	ical Specifications651
8.3 AC SPECIFICATIONS	
8.3.1 RESET AC Characteristics	
8.3.2 Clock Input Characteristics	
8.3.3 EBI/SDRAM Interface AC C	haracteristics
8.3.4 EBI(ROM/SRAM/External I/	O) AC Characteristics654
8.3.5 LCD Interface: MPU Type A	C Characteristics
023	Publication Release Date: Jun. 18, 2010

9

	8.3.6	SD Host Interface AC Characteristics	656
	8.3.7	NAND Flash Memory Interface AC Characteristics	657
	8.3.8	Memory Stick Interface AC Characteristics	659
	8.3.9	ATAPI Interface AC Characteristic	660
	8.3.10	Audio AC-Link Interface AC Characteristics	661
	8.3.11	Audio I2S Interface AC Characteristics	
	8.3.12	USI(SPI/MW) Interface AC Characteristics	663
	8.3.13	USB Transceiver AC Characteristics	664
	8.3.14	EMC RMII AC Characteristics	665
9	PACKAG	E SPECIFICATIONS	667
10	REVIS	ION HISTORY	668



### 32-BIT ARM926EJ-S BASED MCU

## **1** General Description

This chip is built around an outstanding CPU core: the 16/32 ARM926EJ-S RISC processor designed by Advanced RISC Machines, Ltd. The ARM926EJ-S core, offers 8K-byte I-cache and 8K-byte D-cache with MMU, is a low power, general-purpose integrated circuits. One 10/100 Mb MAC of Ethernet controller is builtin to reduce total system cost. A TFT type LCD controller, ADC touch screen controller and 2D graphics engine with various integrated on chip functions, this micro-controller is suitable for a high end, high performance and low cost related products as well as general purpose applications.

The following integrated on-chip functions are described in detail in this document.

	MAIN FUNCTION
CPU	• ARM926EJ-S
Platform	Programmable PLL System Clock Synthesizer
	AMBA Peripherals
	Timer, Watchdog Timer
	Advanced Interrupt Controller
	General DMA Controller
	External Bus Interface Controller
Networking	Ethernet MAC Controller
Analog	10-bit ADC (Touch Screen)
Display Interface	LCD Controller
Graphics	2D Graphic Engine
Audio Interface	2-Channel I2S Controller
	2-Channel AC97 Controller
USB Interface	USB 1.1/2.0 High/Full/Low Speed Host Controller
	USB 2.0 High/Full Speed Device Controller
Storage Interface	NAND Flash Controller with ECC1/ECC4
	SD/SDIO/MMC Controller
	Memory Stick (MS) Controller
	ATAPI Controller
	Smart Card Controller
Peripheral & Misc.	• GPIO
are say	4-Channel PWM
	UART/HS-UART
	USI (SPI/uWire)
	I2C (Master) Controller
	Keypad Scan Controller
	RTC (Real Time Clock)
	PS2 Controller
	PCI Controller

## 32-BIT ARM926EJ-S BASED MCU

## 2 Features

#### Architecture

- Efficient and powerful ARM926EJ-S core with fully 16/32-bit RISC architecture
- Little Endian mode supported
- 8K-byte I-cache and 8K-byte D-cache with MMU
- Cost-effective JTAG-based debug solution

#### Power management

- Programmable clock enable for individual peripherals
- IDLE mode to halt ARM Core and keep peripheral working
- Power-Down mode to stop all clocks included external crystal oscillator.
- Exit IDLE/Power-Down by interrupts
- Wakeup by interrupt, USB device, and RTC

#### Two PLLs

- The external clock can be multiplied by on-chip PLL to provide high frequency system clock
- The input frequency range is 4-30MHz; 15MHz is preferred.
- Programmable clock frequency

#### Advanced Interrupt Controller

- 31 interrupt sources, including 8 external interrupt sources
- Programmable normal or fast interrupt mode (IRQ, FIQ)
- Programmable as either edge-triggered or level-sensitive for 8 external interrupt sources
- Programmable as either low-active or high-active for 8 external interrupt sources
- Priority methodology is encoded to allow for interrupt daisy-chaining
- Automatically mask out the lower priority interrupt during interrupt nesting
- Automatically clear the interrupt flag when the interrupt source is programmed to be edge-triggered

#### **General DMA Controller**

- 2-channel General DMA for memory-to-memory data transfers without CPU intervention
- Support two external DMA request
- Increments or decrements a source or destination address in 8-bit, 16-bit or 32-bit data transfers
- 8-data burst mode

### **External Bus Interface**

- 8/16/32-bit external bus support for ROM/SRAM, flash memory, SDRAM and external I/Os
- Programmable access cycle (0-7 wait cycle)
- Four-word depth write buffer

### 32-BIT ARM926EJ-S BASED MCU

#### **Ethernet MAC Controller**

- 100/10-Mbps operation
- DMA engine with burst mode
- MAC Tx/Rx buffers (256 bytes Tx, 256 bytes Rx)
- Full compliance with IEEE standard 802.3
- RMII interface only
- Station Management Signaling
- On-Chip CAM (up to 16 destination addresses)
- Full-duplex mode with PAUSE feature
- Long/short packet modes

#### ADC Interface

- Power supply voltage: 3.3V
- 8 analog input with voltage range: 0 3.3 volts
- Touch screen semi-auto/auto conversion modes supported
- Waiting for trigger mode supports
- standby mode supports
- 4-level voltage detector

#### **LCD Controller**

- Support the 8/12/16/18/24-bit data interface to connect with 80/68 series MPU type LCM module
- Convert RGB-565, RGB-888X, YUV-422 display data to RGB-444, RGB-565, RGB-666, RGB-888, YUV-422 color format for display output
- Support CCIR-656( with vsync / hsync / data enable sync signal ) 8/16-bit YUV data output format to connect with external TV encoder
- Support 8/16 bpp OSD data with Image overlay function to facilitate the diverse graphic UI.
- Support linear 1X 8X image scaling up function.
- Support Picture-In-Picture display function
- Support hardware cursor.

#### 2-D Graphics Engine

- Color depth 8-bit/16-bit/32-bit in RGB domain or RGB332/RGB565/RGB888 are supported
- Contains 2D Bit Block Transfer (BitBLT) functions as defined in Microsoft GDI. It includes HostBLT, Pattern BLT, Color/Font Expanding BLT, Transparent BLT, Tile BLT, Block Move BLT, Copy File BLT, Color/Font Expansion, and Rectangle Fill, etc.
- Supports fore/background colors and all Microsoft 256 ternary raster-operation codes (ROP)
- Clipping window can be defined as inside or outside clipping
- Implements the alpha-blending function for source/destination picture overlaying
- Fast Bresenham line drawing algorithm is used to draw solid/textured lines
- Supports rectangular border or frame drawing
- Supports picture re-sizing by 1/255 ~ 254/255 down-scaling and 1 ~ 1.996 up-scaling (1+254/255).
- Supports object rotations in different degrees, that is L45/L90/R45/R90/M180/F180/X180, where
  - L45/L90 means rotate left 45/90 degrees,
  - R45/R90 means rotate right 45/90 degrees,
  - M180 means mirror (flop),
  - ▶ F180 means up-side-down (flip) and X180 for rotations by 180 degrees

### 32-BIT ARM926EJ-S BASED MCU

#### 2-Channel AC97/I2S Controller

- Support I2S interface.
- Support AC97 interface.
- Built-in an 8x32 bits internal buffer.
- Support DMA function for data transfer between internal buffer and system memory.
- Support 16-bit I2S and MSB-justified format.

#### USB Host Controller with transceiver

- Fully compliant with USB Revision 2.0 specification.
- Enhanced Host Controller Interface (EHCI) Revision 1.0 compatible.
- Open Host Controller Interface (OHCI) Revision 1.0 compatible. •
- Supports high-speed (480Mbps), full-speed (12Mbps) and low-speed (1.5Mbps) USB devices. •
- Supports Control, Bulk, Interrupt, Isochronous and Split transfers.
- Built-in DMA for real-time data transfer. •
- Support two ports (one port transceiver is shared with USB Device Controller)

#### USB Device Controller with transceiver

- Compliant with USB version 2.0 specification. •
- Software control for device remote-wakeup.
- Supports 6 configurable IN/OUT endpoints in addition to Control Endpoint. Each of these endpoints can • be configures as IN or OUT with Isochronous, Bulk or Interrupt transfer.
- Three different modes of operation of an in-endpoint (Auto validation mode, manual validation mode, Flv mode.
- Supports Endpoint Maximum Packet Size up to 1024 bytes.

### ATAPI Interface Controller

- ATAPI I/O Interface, ATA/ATAPI-6 compatible
- Provide register transfer mode for read/write device command block registers •
- Provide PIO data transfer mode •
- Provide Multiword DMA data transfer mode
- Provide Ultra-DMA data transfer mode

#### Flash Memory Interface (FMI)

- Directly connect to Secure Digital (SD, MMC and SDIO) flash memory card, Memory Stick (Memory stick PRO) and NAND type flash memory.
- Supports DMA function to accelerate the data transfer between the internal buffer, external SDRAM, and flash memory card.
- Two 512 bytes internal buffers are embedded inside Charles and the second second

### 32-BIT ARM926EJ-S BASED MCU

### Smart Card Host Interface (SCHI)

- ISO-7816 compliant
- PC/SC T=0, T=1 compliant
- 16-byte transmitter FIFO and 16-byte receiver FIFO
- FIFO threshold interrupt to optimize system performance
- Programmable transmission clock frequency
- Versatile baud rate configuration
- UART-like register file structure
- General-purpose C4, C8 channels

#### PS2 Host Interface

- PS2 compatible keyboard or mouse interface
- Half-Duplex Bi-directional synchronous serial interface using op-drain outputs for clock and data
- Odd parity generation and checking

#### I 2C Master

- Compatible with I<sup>2</sup>C standard, support master mode only
- Multi Master Operation
- Clock stretching and wait state generation
- Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer
- Software programmable acknowledge bit
- Arbitration lost interrupt, with automatic transfer cancellation
- Start/Stop/Repeated Start/Acknowledge generation
- Start/Stop/Repeated Start detection
- Bus busy detection
- Supports 7 bit addressing mode
- Software mode I<sup>2</sup>C

### Universal Serial Interface (USI)

- Support MICROWIRE/SPI master mode
- Support full/half duplex synchronous serial data transfer
- Variable length of transfer word up to 32 bits
- Provide burst mode operation, transmit/receive can be executed up to four times in one transfer
- MSB or LSB first data transfer
- Receive and Transmit on both rising or falling edge of serial clock independently

#### UART

- Five UART (serial I/O) blocks with interrupt-based operation
- Support for 5-bit, 6-bit, 7-bit or 8-bit serial data transmit and receive
- Programmable baud rates
- 1,1<sup>1</sup>/<sub>2</sub> or 2 stop bits
- Odd or even parity
- Break generation and detection
- Parity, overrun and framing error detection
- X16 clock mode
- Support for Bluetooth, IrDA, Micro-printer control and two debug ports

### 32-BIT ARM926EJ-S BASED MCU

#### Timers

- Five programmable 24-bit timers with 8-bit pre-scalar
- One programmable 20-bit Watchdog timer
- One-short mode, period mode or toggle mode operation

#### 4-Channel PWM

- Four 16-bit timers
- Two 8-bit pre-scalars & Two 4-bit divider
- Programmable duty control of output waveform (PWM)
- Auto reload mode or one-shot pulse mode
- Dead-zone generator

#### Real Time Clock (RTC)

- Time counter (second, minute, hour) and calendar counter (day, month, year)
- Alarm register (second, minute, hour, day, month, year)
- 12 or 24-hour mode selectable
- Recognize leap year automatically
- Day of the week counter
- Frequency compensate register (FCR)
- Beside FCR, all clock and alarm data expressed in BCD code
- Support tick time interrupt

#### Keypad Scan Interface

- Scan up to 16x8 with an external 4 to 16 decoder; or 4x8 array without auxiliary component
- Programmable de-bounce time
- One or two keys scan with interrupt and three keys reset function.
- Support low power wakeup function

#### Programmable I/Os

- Pins individually configurable to input, output or I/O mode for dedicated signals
- I/O ports are Programmable and Configurable for Multiple functions

#### **Operation Voltage Range**

- VDD18 for IO Buffer: 1.8V+/-10%
- VDD33 for Core Logic: 3.3V+/-10%
- USBVDDC0/USBVDDC1/USBVDDT0/USBVDDT1 for USB: 3.3V+/-5%
- AVDD33 for ADC: 3.3V+/-10%
- RTCVDD18 for RTC: 1.8V+/-10%
- PLLVDD18 for PLL: 1.8V+/-10%

#### **Operation Temperature Range**

• -40°C ~ +85°C

#### **Operating Frequency**

Up to 200 MHz for ARM926EJ-S CPU

#### Package Type

324-ball PBGA, Pb free, Halogen free

### 32-BIT ARM926EJ-S BASED MCU

## 3 Pin Diagram

### NUC910ABN Pin Diagram

N         N	B Column Later		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
No.       N	C Rate <th< th=""><th>A</th><th>NC</th><th>XTAL48M0</th><th>EXTAL48MC</th><th>HDS</th><th>DPO</th><th>DN0</th><th>USBVSSCO</th><th>DPI</th><th>DNI</th><th>USBVSSCI</th><th>XTAL48MI</th><th>EXTAL48M1</th><th>RXDO</th><th>AC97_SYNC</th><th>PHY_RX[1]</th><th>'HY_REFCL</th><th>PHY_TX[1]</th><th>IRQ[3]</th><th>IRQ[0]</th><th>RXD4</th><th>DSR3</th><th>VDD33</th><th>A</th></th<>	A	NC	XTAL48M0	EXTAL48MC	HDS	DPO	DN0	USBVSSCO	DPI	DNI	USBVSSCI	XTAL48MI	EXTAL48M1	RXDO	AC97_SYNC	PHY_RX[1]	'HY_REFCL	PHY_TX[1]	IRQ[3]	IRQ[0]	RXD4	DSR3	VDD33	A
N         N	Normal and any	в	SCL[0]	nWDT	nRESET	USBVSSTO	USBVSSTO	USBVSSTO	NC	USBVSSTI	USBVSST1	USBVSSTI	NC	RXD1	TXD0	AC97_BITCL	PHY_RX[0]	PHY_TXEN	PHY_TX[0]	IRQ[2]	RXD3	TXD3	DTR3	SC1_CLK	в
No	A       A	с	SCL[1]	SDA[0]	VDD33	NC	USBVDDTO	NC	USBVDDC0	REXTI	USBYDDCI	OVI	UPWR	CTSI	TXD1	AC97_DATO	AC97_DATI	PHY_RXERI	PHY_MDIO	IRQ[1]	TXD4	VDD33	SD_CD	GP10(7)	с
A       A	A       A	D	IDECSIn	(DECS0n	SDA[1]	VDD33	rextô	USBVDDTO	USBVDDTI	USBVDDTI	VDD33	UPWRI	rxd2	TXD2	RTSI	VDD33		PHY_CRSDV	PHY_MDC	NC	VDD33	SD_DAT3	GP10[9]	GPIO[10]	D
A         A	A       A	Е	IDEINTRQ	IDEDA[2]	IDEDA[1]	IDEDA[0]															SD_CLK	SD_DAT0	SD_DAT1	SD_DAT2	Е
A       A	A A	F	IDEIOWn	IDEIORn	IDEIORDY	IDEDMACKs															SM_D(5)	SM_D[6]	SM_D[7]	SD_CMD	F
Marka for the state of the	A       A	G	IDED[2]	IDED[1]	IDED(0)	IDEMARQ															SM_D(1)	SM_D[2]	SM_D[3]	SM_D[4]	G
$ \mathbf{v} = \mathbf{v} + \mathbf{v} +$	A       A	н	IDED[6]	IDED(5)	IDED[4]	IDED[3]															SM_Ren	SM_WPn	SM_RBn	SM_D[0]	н
1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	A     A <th>J</th> <th>IDED[9]</th> <th>IDED[8]</th> <th>IDED(7)</th> <th>VDD33</th> <th></th> <th></th> <th></th> <th></th> <th>VSS</th> <th>VSS</th> <th>VDD18</th> <th>VDD18</th> <th>VSS</th> <th>VSS</th> <th></th> <th></th> <th></th> <th></th> <th>VDD33</th> <th>SM_CLE</th> <th>SM_CSn</th> <th>SM_WEn</th> <th>J</th>	J	IDED[9]	IDED[8]	IDED(7)	VDD33					VSS	VSS	VDD18	VDD18	VSS	VSS					VDD33	SM_CLE	SM_CSn	SM_WEn	J
N         N	N N	к	IDED[13]	IDED(12)	IDED[11]	IDED(10)					vss	VSS	VSS	VSS	vss	VSS					VICLK	VOCLK	VSYNC	SM_ALE	к
N         Ref	N       N	L	TMS	IDERESETN	IDED[15]	IDED[14]					VDD18	VSS	VSS	VSS	VSS	VDD18					VD[16]	VD(17)	HSYNC	VDEN	L
i $i$ <th>n <math>n</math> <math>n</math><th>м</th><th>nTRST</th><th>тск</th><th>TDO</th><th>TDI</th><th></th><th></th><th></th><th></th><th>VDD18</th><th>vss</th><th>vss</th><th>vss</th><th>vss</th><th>VDD18</th><th></th><th></th><th></th><th></th><th>VD[12]</th><th>VD(13)</th><th>VD[14]</th><th>VD[15]</th><th>м</th></th>	n $n$ <th>м</th> <th>nTRST</th> <th>тск</th> <th>TDO</th> <th>TDI</th> <th></th> <th></th> <th></th> <th></th> <th>VDD18</th> <th>vss</th> <th>vss</th> <th>vss</th> <th>vss</th> <th>VDD18</th> <th></th> <th></th> <th></th> <th></th> <th>VD[12]</th> <th>VD(13)</th> <th>VD[14]</th> <th>VD[15]</th> <th>м</th>	м	nTRST	тск	TDO	TDI					VDD18	vss	vss	vss	vss	VDD18					VD[12]	VD(13)	VD[14]	VD[15]	м
N = 0 $N = 0$	AAA	N	IRQ[7]	IRQ[6]	IRQ[5]	IRQ[4]					VSS	VSS	VSS	VSS	VSS	VSS	0				VD[8]	VD[9]	VD[10]	VD(11)	N
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	MMM	Р	ECS[0]	nOE	nWAIT	VDD33					VSS	VSS	VDD18	VDD18	VSS	VSS					VDD33	VD[5]	VD[6]	VD[7]	Р
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Normal And AndNormal And AndNormal And AndNormal And And AndNormal And And AndNormal And And AndNormal And AndNormal And AndNormal And AndNormal And AndNormal AndNo	R	ECS[4]	ECS[3]	ECS[2]	ECS[1]															VD[1]	VD[2]	VD[3]	VD[4]	R
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	NormalNorm	т	MCLK	nSCS[1]	nSCS[0]	nBTCS															AVDD33	ASW2	ASW3	VD[0]	т
W       MA[2]       MA[1]       MA[0]       VD133       MA[14]       MA[18]       VD133       MD[0]       MD[11]       MD[15]       MD[19]       VD133       MD[26]       MD[26]       MD[30]       FL1VDD       FL1VDD       AV55       ADC6       ADC6       ADC7	Mode	U	SDQM[3]	SDQM[2]	SDQM[1]	SDQM[0]															AV02	AV03	ASW0	ASW1	U
	No.	v	nSCAS	nSRAS	nSWE	MCKE															AVREFn	AVREFp	AV00	AV01	v
Y         Ma[4]         Ma[5]         Ma[11]         Ma[15]         Ma[19]         Ma[22]         MD[11]         MD[4]         MD[12]         MD[12]         MD[16]         MD[23]         MD[27]         MD[31]         MZREQ[0]         MZDACK[1]         MZDEQ[11]         ADC2         ADC3         ADC4	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	w	MA[2]	MA[1]	MA[0]	VDD33	MA[14]	MA[18]	VDD33	MD[0]	VDD33	MD[7]	MD[11]	MD[15]	MD[19]	VDD33	MD[26]	MD[30]	PLLVDD	FLLVDD	AVSS	ADC5	ADC6	ADC7	w
	AB VDD33 MA(8) MA(10) MA(13) MA(13) MA(17) MA(21) MA(21) MA(21) MA(21) MD(3) MD(6) MD(6) MD(6) MD(10) MD(10) MD(10) MD(10) MD(22) MD(25) MD(25	Y	MA[4]	MA[3]	MA[5]	MA[11]	MA[15]	MA[19]	MA[22]	MD[1]	MD[4]	MD[8]	MD[12]	MD[16]	MD[20]	MD[23]	MD[27]	MD[31]	nXDREQ[0]	nXDACK[1]	nXDREQ[1]	ADC2	ADC3	ADC4	Y
AA MA(6) MA(7) MA(9) MA(12) MA(16) MA(20) MA(23) MD(2) MD(2) MD(5) MD(9) MD(9) MD(13) MD(17) MD(21) MD(21) MD(24) MD(28)		AA	MA[6]	MA[7]	MA[9]	MA[12]	MA[16]	MA[20]	MA[23]	MD[2]	MD[5]	MD[9]	MD[13]	MD[17]	MD[21]	MD[24]	MD[28]	nXDACK[0]	PLLVSS	PS2DAT[1]	PSCLK[1]	ADC0	RTCVDD	ADC1	AA
AB VDD3 MA(8) MA(10) MA(13) MA(17) MA(21) MA(21) MA(24) MD(3) MD(6) MD(10) MD(14) MD(18) MD(22) MD(25) MD(2	1     2     3     4     5     6     7     8     9     10     11     12     13     14     15     16     17     18     19     20     21     22	AB	VDD33	MA[8]	MA[10]	MA[13]	MA[17]	MA[21]	MA[24]	MD[3]	MD[6]	MD[10]	MD[14]	MD[18]	MD[22]	MD[25]	MD[29]	EXTAL15M	XTAL15M	PS2DAT[0]	PSCLK[0]	EXTAL32K	XTAL32K	PLLVSS	AB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	



### 32-BIT ARM926EJ-S BASED MCU

## **4** Pin Assignment

NUC910ABN Pad Name **Clock & Reset** ( 9 pins ) AB16 EXTAL15M AB17 XTAL15M EXTAL48MO Α3 XTAL48MO A2 EXTAL48M1 A12 A11 XTAL48M1 EXTAL32K AB20 XTAL32K AB21 nRESET Β3 **TAP Interface** ( 5 pins ) TMS L1 M4 TDI TDO М3 тск M2 nTRST Μ1 **External Bus Interface** (76 pins) AB7,AA7,Y7,AB6,AA6,Y6,W6,AB5,AA5,Y5,W5,AB4,AA4,Y4, MA [24:0] AB3, AA3, AB2, AA2, AA1, Y3, Y1, Y2, W1, W2, W3 MD [31:0] Y16,W16,AB15,AA15,Y15,W15,AB14,AA14,Y14,AB13, AA13, Y13, W13, AB12, AA12, Y12, W12, AB11, AA11, Y11, W11,AB10,AA10,Y10,W10,AB9, AA9,Y9,AB8,AA8,Y8,W8 nWBE [3:0] / U1,U2,U3,U4 SDQM [3:0] T2,T3 nSCS [1:0] V2 nSRAS V1 nSCAS MCKE V4 nSWE V3 MCLK Τ1 Р3 nWAIT nBTCS T4 R1,R2,R3,R4,P1 nECS [4:0] nOE P2

Table 4.1 NUC910ABN Pins Assignment

Publication Release Date: Jun. 18, 2010 Revision: A4

### 32-BIT ARM926EJ-S BASED MCU

Pad Name	NUC910ABN	
Ethernet Interface	( 10 pins )	
PHY_MDC /	D17	
GPIOF[0]	YO RU	
PHY_MDIO /	C17	
GPIOF[1]	10. See	
PHY_TXD [1:0] /	A17-B17	
GPIOF[3:2]	631 T	in .
PHY_TXEN /	B16	
GPIOF[4]		40
PHY_REFCLK /	A16	
GPIOF[5]		~~~
PHY_RXD [1:0] /	A15-B15	
GPIOF[7:6]	D16	Za
PHY_CRSDV /	D16	
GPIOF[8]	C16	- 10
PHY_RXERR / GPIOF[9]		
AC97/I2S/PWM	( 5 pins )	
AC97_nRESET /	D15	
I2S_SYSCLK /	015	
- /		
GPIOG[12]		
AC97_DATAI /	C15	
I2S_DATAI /		
PWM [0] /		
GPIOG[13]		
AC97_DATAO /	C14	
I2S_DATAO /		
PWM [1] /		
GPIOG[14]		
AC97_SYNC /	A14	
12S_WS /		
PWM [2] /		
GPIOG[15]		
AC97_BITCLK /	B14	
I2S_BITCLK /		
PWM [3] /		
GPIOG[16]		
USB Interface DP0	( <b>11 pins )</b>	
DNO	A5 A6	
REXTO	D5	
	C6	
UATESTO		
UPWRO	C11	
OVI	C10	
HDS	A4	
DP1	A8	
DN1	A9	
REXT1	C8	
UPWR1	D10	

### 32-BIT ARM926EJ-S BASED MCU

Pad Name	NUC910ABN
12C/USI (SPI/MW)	( 4 pins )
SCLO /	B1
SFRM /	
GPIOG[0]	
SDA0 /	C2
SSPTXD /	VOL MAS
GPIOG[1]	621 1
SCL1 /	C1
SCLK /	
GPIOG[2]	5% (0
SDA1 /	D3
SSPRXD /	
GPIOG[3]	
External DMA /	( 4 pins )
SD1 Interface /	
Memory Stick 1	
nXDREQ[0] /	Y17
GPIOG[4] /	
SD1_CDn /	
MS1_CDn	
nXDACK[0] /	AA16
GPIOG[5] /	///10
SD1_nPWR /	
MS1_nPWR	
nXDREQ[1] /	Y19
GPIOG[6] /	119
SD1_CMD /	
MS1_BS	
nXDACK[1] /	Y18
GPIOG[7] /	110
SD1_CLK /	
MS1_CLK	
PS2 /	( 4 pins )
SD1 Interface /	
Memory Stick 1	
PS2CLK[0] /	AB19
GPIOG[8] /	
SD1_DAT0 /	
MS1_DAT0	
PS2DATA[0] /	AB18
GPIOG[9] /	
SD1_DAT1 /	
MS1_DAT0	
PS2CLK[1] /	AA19
GPIOG[10] /	
SD1_DAT2 /	
MS1_DAT2	
	AA18
PS2DATA[1] /	
PS2DATA[1] / GPIOG[11] /	

### 32-BIT ARM926EJ-S BASED MCU

		Children all the
Pad Name		NUC910ABN
UART		( 14 pins )
TXD0 /	B13	
GPIOE[0]		
RXD0 /	A13	No X
GPIOE[1]		1902 697
TXD1(B) /	C13	1691 mar
GPIOE[2]		
RXD1(B) /	B12	$(\mathcal{O}_{\mathcal{O}}^{*}\mathcal{O}_{\mathcal{O}})$
GPIOE[3]		So Ca
RTS1 (B) /	D13	
GPIOE[4]		SA 14
CTS1 (B) /	C12	and the
GPIOE[5]		62
TXD2(IrDA) /	D12	(O)-
DTR1 /		
GPIOE[6]		
RXD2(IrDA) /	D11	(4)
DSR1 /		
GPIOE[7]		
TXD3(M) /	B20	
GPIOE[8]	<b>B10</b>	
RXD3(M) /	B19	
GPIOE[9]	B21	
DTR3(M) /	BZ1	
GPIOE[10]	A21	
DSR3(M) /	AZI	
GPIOE[11] TXD4 /	C19	
RIn1 /	C19	
GPIOE[12]		
RXD4 /	A20	
CDn1 /	AZU	
GPIOE[13]		
51102[13]		

### 32-BIT ARM926EJ-S BASED MCU

SCHI/SDIO/		
Memory Stick 0 /		
SCO_DAT /	F22	See all
SDO_CMD /		
MSO_BS /		
GPIOD[0]		
SCO_CLK /	E19	
SDO_CLK /		
MSO_CLK /		
GPIOD[1]		
SCO_RST /	E20	
SDO_DATO /		
MSO_DATO /		
GPIOD[2] SCO_PRES /	E21	0
SD0_DAT1 /	EZI	
MS0_DAT1 /		
GPIOD[3]		
SCO_nPWR /	E22	
SD0_DAT2 /		
MSO_DAT2 /		
GPIOD[4]		
SC1_DAT /	D20	
SDO_DAT3 /		
MSO_DAT3 /		
GPIOD[5]		
SC1_RST /	C21	
SD0_CDn /		
MSO_CDn /		
GPIOD[6]		
SC1_nPWR / GPIOD[7]	C22	
	B22	
SC1_CLK / SD0_nPWR /	DZZ	
MS0_nPWR /		
GPIOD[8]		
SC1_PRES /	D21	
GPIOD[9]	521	
	II	

### 32-BIT ARM926EJ-S BASED MCU

NAND Flash(SM)/         (15pins)           KPI - Council         J21           SM_CSn /         J21           GPIOC[0]         SM_ALE /           SM_ALE /         K22           KPI - ROW(1) /         VD[13] /           GPIOC[0]         SM_OLE /           SM_CLE /         J20           KPI - ROW(2] /         VD[13] /           GPIOC[1]         J20           SM_CLE /         J20           KPI - ROW(2] /         VD[20] /           GPIOC[2]         J22           SM_WEn /         J22           SM_REn /         VD[21] /           GPIOC[3]         GPIOC[4]           SM_REn /         H19           VD[22] /         GPIOC[5]           SM_RBn /         H20           GPIOC[5]         F21,F20,F19,G22,G21,G20,G19,H22           SM_CSn1 /         D22           GPIOC[15]         D22
LCD         Image: symplement of the symplement of t
SM_CSn /       J21         KPI_ROW[0] /       VD[18] /         GPIOC[0]       K22         SM_ALE /       K22         KPI_ROW[1] /       J20         SM_CLE /       J20         KPI_ROW[2] /       VD[20] /         VD[20] /       J20         SM_CLE /       J20         KPI_ROW[2] /       VD[20] /         VD[20] /       J22         SM_WEn /       J22         SM_WEn /       J22         SM_REn /       H19         VD[22] /       H19         VD[22] /       H19         VD[22] /       H20         SM_WPn /       H20         VD[23] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_RBn /       H21         GPIOC[6] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_CD[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_CSn1 /       D22
KPI_ROW[0] /         VD[18] /         GPIOC[0]         SM_ALE /       K22         KPI_ROW[1] /       J20         GPIOC[1]       J20         SM_CLE /       J20         KPI_ROW[2] /       VD[20] /         GPIOC[2]       J22         SM_WEn /       J22         KPI_ROW[3] /       VD[21] /         VD[22] /       GPIOC[3]         SM_REn /       H19         VD[22] /       H20         GPIOC[4]       H20         SM_WPn /       H20         VD[23] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_RBn /       H21         GPIOC[6] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_CD[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_CSn1 /       D22
VD[18] /
GPIOC[0]       K2         SM_ALE /       K2         KPI_ROW[1] /       J20         GPIOC[1]       J20         SM_CLE /       J20         KPI_ROW[2] /       J20         VD[20] /       GPIOC[2]         SM_WEn /       J22         KPI_ROW[3] /       VD[21] /         GPIOC[3]       J22         SM_REn /       H19         VD[22] /       H19         VD[23] /       H20         VD[23] /       H20         SM_RBn /       H21         GPIOC[5]       F21,F20,F19,G22,G21,G20,G19,H22         SM_D[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         KPI_COL[7:0] /       D22
SM_ALE /       K22         KPI_ROW[1] /       /         VD[19] /       /         GPIOC[1]       J20         SM_CLE /       J20         KPI_ROW[2] /       J20         GPIOC[2]       J22         SM_WEn /       J22         KPI_ROW[3] /       J22         KPI_ROW[3] /       J22         SM_REn /       H19         VD[22] /       H19         VD[22] /       H19         VD[22] /       H19         SM_REn /       H20         VD[23] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_RBn /       H21         GPIOC[6] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_CD[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_CSn1 /       D22
KPI_ROW[1] /       /         VD[19] /       /         GPIOC[1]       J20         SM_CLE /       J20         KPI_ROW[2] /       VD[20] /         GPIOC[2]       J22         SM_WEn /       J22         KPI_ROW[3] /       VD[21] /         GPIOC[3]       J22         SM_REn /       H19         VD[22] /       H19         VD[23] /       H20         VD[23] /       H20         SM_RBn /       H21         GPIOC[6] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_D[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         KPI_COL[7:0] /       D22
VD[19] /
GPIOC[1]         J20           SM_CLE /         J20           KPI_ROW[2] /         J20           GPIOC[2]         J20           SM_WEn /         J22           KPI_ROW[3] /         J22           KPI_ROW[3] /         J22           KPI_ROW[3] /         J22           SM_REn /         H19           VD[22] /         H19           GPIOC[4]         H20           SM_WPn /         H20           VD[23] /         H21           GPIOC[5]         F21,F20,F19,G22,G21,G20,G19,H22           SM_D[7:0] /         F21,F20,F19,G22,G21,G20,G19,H22           KP1_COL[7:0] /         GPIOC[14:7]           SM_CSn1 /         D22
SM_CLE /       J20         KPI_ROW[2] /       J20         VD[20] /       -         GPIOC[2]       J22         SM_WEn /       J22         KPI_ROW[3] /       H19         VD[21] /       H19         VD[22] /       H20         GPIOC[4]       H20         VD[23] /       H21         GPIOC[5]       F21,F20,F19,G22,G21,G20,G19,H22         SM_CSn1 /       D22
KPI_ROW[2] /       /         VD[20] /       /         GPIOC[2]       J22         SM_WEn /       J22         KPI_ROW[3] /       J22         KPI_ROW[3] /       H19         VD[21] /       H19         GPIOC[3]       H19         VD[22] /       H20         GPIOC[4]       H20         SM_WPn /       H20         VD[23] /       H21         GPIOC[5]       F21,F20,F19,G22,G21,G20,G19,H22         SM_D[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_CSn1 /       D22
VD[20] /
GPIOC[2]       J22         SM_WEn /       J22         KPI_ROW[3] /       J22         VD[21] /       H19         GPIOC[3]       H19         VD[22] /       H19         GPIOC[4]       H20         SM_WPn /       H20         VD[23] /       H20         GPIOC[5]       F21,F20,F19,G22,G21,G20,G19,H22         SM_D[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_CSn1 /       D22
SM_WEn /       J22         KPI_ROW[3] /       J22         VD[21] /
KPI_ROW[3] /       H19         VD[21] /       H19         SM_REn /       H19         VD[22] /       H20         GPIOC[4]       H20         VD[23] /       H20         GPIOC[5]       F21,F20,F19,G22,G21,G20,G19,H22         SM_DI[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_CSn1 /       D22
VD[21] /
GPIOC[3]       H19         SM_REn /       H19         VD[22] /       H20         GPIOC[4]       H20         VD[23] /       H20         GPIOC[5]       H21         GPIOC[6] /       F21,F20,F19,G22,G21,G20,G19,H22         KPI_COL[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         KPI_COL[7:0] /       D22
SM_REn /       H19         VD[22] /          GPIOC[4]       H20         SM_WPn /       H20         VD[23] /          GPIOC[5]       H21         SM_RBn /       H21         GPIOC[6] /       F21,F20,F19,G22,G21,G20,G19,H22         SM_D[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         KPI_COL[7:0] /       D22
VD[22] /
GPIOC[4]         H20           SM_WPn /         H20           VD[23] /         H20           GPIOC[5]         H21           GPIOC[6] /         F21,F20,F19,G22,G21,G20,G19,H22           SM_D[7:0] /         F21,F20,F19,G22,G21,G20,G19,H22           KPI_COL[7:0] /         D22
SM_WPn /     H20       VD[23] /     H20       GPIOC[5]     H21       SM_RBn /     H21       GPIOC[6] /     F21,F20,F19,G22,G21,G20,G19,H22       SM_D[7:0] /     F21,F20,F19,G22,G21,G20,G19,H22       KPI_COL[7:0] /     D22
VD[23] /     GPIOC[5]       SM_RBn /     H21       GPIOC[6] /     F21,F20,F19,G22,G21,G20,G19,H22       SM_D[7:0] /     F21,F20,F19,G22,G21,G20,G19,H22       KPI_COL[7:0] /     D22
GPIOC[5]         H21           GPIOC[6] /         F21,F20,F19,G22,G21,G20,G19,H22           SM_D[7:0] /         F21,F20,F19,G22,G21,G20,G19,H22           KPI_COL[7:0] /         D22
SM_RBn /     H21       GPIOC[6] /     F21,F20,F19,G22,G21,G20,G19,H22       SM_D[7:0] /     F21,F20,F19,G22,G21,G20,G19,H22       KPI_COL[7:0] /     F21,F20,F19,G22,G21,G20,G19,H22       GPIOC[14:7]     D22
GPIOC[6] /         F21,F20,F19,G22,G21,G20,G19,H22           KPI_COL[7:0] /         F21,F20,F19,G22,G21,G20,G19,H22           GPIOC[14:7]         D22
SM_D[7:0] /       F21,F20,F19,G22,G21,G20,G19,H22         KPI_COL[7:0] /       GPIOC[14:7]         SM_CSn1 /       D22
KPI_COL[7:0] /         GPIOC[14:7]           SM_CSn1 /         D22
KPI_COL[7:0] /         GPIOC[14:7]           SM_CSn1 /         D22
SM_CSn1 / D22
SM_CSn1 / GPIOC[15]
GPIOC[15]

### 32-BIT ARM926EJ-S BASED MCU

Pad Name	NUC910ABN
LCD	( 23 pins )
VD [17:0]	L20,L19,M22,M21,M20,M19,N22,N21,N20,N19,P22,P21,
	P20,R22,R21,R20,R19,T22
HSYNC	L21
VSYNC	K21
VDEN	L22
VICLK	K19
VOCLK	К20
IDE Interface	( 28 pins )
IDECSOn /	D2
GPIOI[0]	
IDECS1n /	D1
GPIOI[1]	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
IDEDA [2:0] /	E2,E3,E4
GPIOI[4:2]	10h
IDEINTRQ /	E1
GPIOI[5]	
IDEDMACKn /	F4
GPIOI[6]	
IDEIORDY /	F3
GPIOI[7]	
IDEIORn /	F2
GPIOI[8]	
IDEIOWn /	F1
GPIOI[9]	
IDEDMARQ /	G4
GPIOI[10]	
IDEDD[15:12] /	L3,L4,K1,K2
GPIOI[14:11]	
IDERESETn /	L2
GPIOI[15]	
IDEDD[7:0] /	J3,H1,H2,H3,H4,G1,G2,G3
KPI_COL[7:0]	
IDEDD[11:8] /	K3,K4,J1,J2
KPI_ROW[3:0]	

### 32-BIT ARM926EJ-S BASED MCU

Pad Name	NUC910ABN
ADC Interface	( 18 pins )
ADC[7:0]	W22, W21, W20, Y22, Y21, Y20, AA22, AA20
AVREFp	V20
AVREFn	V19
AVO[3:0]	U20,U19,V22,V21
ASW[3:0]	T21,T20,U22,U21
Miscellaneous	( 10 pins )
nIRQ [7:0] / GPIOH[7:0]	N1,N2,N3,N4,A18,B18,C18,A19
nWDOG / GPIOI[16]	B2
	Z(\$) (
Power/Ground	(73 pins)
VDD18	J11,J12,L9,L14,M9,M14,P11,P12
VDD33	A22,C3,C20,D4,D9,D14,D19,J4,J19,P4,P19,W4,W7,W9, W14,AB1
VSS	J9,J10,J13,J14,K9-K14,L10-L13,M10-M13,N9-N14,P9, P10,P13,P14
USBVDDC0 (3.3V)	C7
USBVSSCO	A7
USBVDDT0 (3.3V)	C5,D6,
USBVSSTO	B4,B5,B6
USBVDDC1 (3.3V)	C9
USBVSSC1	A10
USBVDDT1 (3.3V)	D7,D8
USBVSST1	B8,B9,B10
AVDD33	T19
AVSS	W19
RTCVDD18	AA21
PLLVDD18	W17,W18
PLLVSS	AA17,AB22
NC	A1,C4,B7,B11, D18



### 32-BIT ARM926EJ-S BASED MCU

## 5 Pin Description

## 5.1 Pin Description for Interface

Pin Name	ІО Туре	Description
Clock & Reset (9)		
EXTAL15M	I	15MHz External Clock / Crystal Input for Both PLLs
XTAL15M	0	15MHz Crystal Output
EXTAL48MO	0	48MHz Crystal Output for USB2.0 PHY0
XTAL48MO	1	48MHz Crystal Input for USB2.0 PHY0
EXTAL48M1	0	48MHz Crystal Output for USB2.0 PHY1 (Optional)
XTAL48M1	I	48MHz Crystal Input for USB2.0 PHY1 (Optional)
EXTAL32K	1	32768Hz External Clock / Crystal Input for RTC
XTAL32K	0	32768Hz Crystal Output for RTC
nRESET		System Reset (Low active)
TAP Interface (5)		
TCK	ID	JTAG Test Clock, internal pull-down
TMS	IU	JTAG Test Mode Select, internal pull-up
TDI	10	JTAG Test Data in, internal pull-up
TDO	0	JTAG Test Data int, internal pull-up
nTRST	10	JTAG Reset, active-low, internal pull-up
External Bus Interfa	_	
	. ,	Address Due of external memory and LO devises
MA [24:0]	0	Address Bus of external memory and IO devices.
		(MA[21:13] are set to input mode when nRESET low active)
MD [31:0]	10 (D)	Data Bus of external memory and IO device
	0	(Pull-down are programmable)
nWBE [3:0] /	Ο	Write Byte Enable for specific device (nECS [4:0]).
SDQM [3:0]	•	Data Bus Mask signal for SDRAM (nSCS [1:0]), (Low active)
nSCS [1:0]	0	SDRAM chip select for two external banks, (Low active)
nSRAS	0	Row Address Strobe for SDRAM, (Low active)
nSCAS	0	Column Address Strobe for SDRAM, (Low active)
nSWE	0	SDRAM Write Enable, (Low active)
MCKE	0	SDRAM Clock Enable
MCLK	0	System Master Clock Out, SDRAM clock
nWAIT	IU	External Wait, (Low active), internal pull-up
nBTCS	0	ROM/Flash Chip Select, (Low active)
nECS [4:0]	0	External I/O Chip Select, (Low active)
nOE	0	ROM/Flash, External Memory Output Enable, (Low active)
Ethernet RMII Inter	face (10)	
PHY_MDC	0(IS)	RMII Management Data Clock
PHY_MDIO	10(D)	RMII Management Data I/O
	(R	(Pull-down is programmable)
PHY_TXD [1:0]	O(ID)	RMII Transmit Data bus
-100	6	(Pull-down are programmable)
PHY_TXEN	O(ID)	RMII Transmit Enable
	1.40	(Pull-down is programmable)
PHY_REFCLK	O(ID)	RMII Reference Clock.
_	NA	(Pull-down is programmable)
PHY_RXD [1:0]	I (OD)	RMII Receive Data bus
	20)	(Pull-down are programmable)
PHY_CRSDV	I (OD)	RMII Carrier Sense / Receive Data Valid
	16	(Pull-down is programmable)
PHY_RXERR	I (OD)	RMII Receive Data Error
		(Pull-down is programmable)

AC97 Controller RESET Output. 12S Controller System Clock Output. (Pull-down is programmable) AC97 Controller Data Input. 12S Controller Data Input. PWM Channel 0 Output. (Pull-down is programmable) AC97 Controller Data Output. 12S Controller Data Output. PWM Channel 1 Output. (Pull-down is programmable) AC97 Controller Synchronous Pulse Output. 12S Controller Synchronous Pulse Output. 12S Controller Word Select. PWM Channel 2 Output. (Pull-down is programmable) AC97 Controller Bit Clock Input. 12S Controller Bit Clock. PWM Channel 3 Output. (Pull-down with Schmitt trigger input) Differential Positive USB Port0 10 signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Negative USB Port1 10 signal External Resister Connect for Port1 USB Port1 Power Control signal
12S Controller System Clock Output.(Pull-down is programmable)AC97 Controller Data Input.12S Controller Data Input.PWM Channel 0 Output.(Pull-down is programmable)AC97 Controller Data Output.12S Controller Data Output.12S Controller Data Output.PWM Channel 1 Output.(Pull-down is programmable)AC97 Controller Synchronous Pulse Output.12S Controller Word Select.PWM Channel 2 Output.(Pull-down is programmable)AC97 Controller Bit Clock Input.12S Controller Bit Clock Input.12S Controller Bit Clock.PWM Channel 3 Output.(Pull-down with Schmitt trigger input)Differential Positive USB Port0 10 signalExternal Resister Connect for Port0USB PHY 0 Analog Test pin (NC in normal operation)Differential Negative USB Port1 10 signalDifferential Negative USB Port1 10 signalExternal Resister Connect for Port1
(Pull-down is programmable)AC97 Controller Data Input.I2S Controller Data Input.PWM Channel 0 Output.(Pull-down is programmable)AC97 Controller Data Output.I2S Controller Data Output.PWM Channel 1 Output.(Pull-down is programmable)AC97 Controller Synchronous Pulse Output.I2S Controller Word Select.PWM Channel 2 Output.(Pull-down is programmable)AC97 Controller Bit Clock Input.I2S Controller Bit Clock Input.I2S Controller Bit Clock.PWM Channel 3 Output.(Pull-down with Schmitt trigger input)Differential Positive USB Port0 IO signalExternal Resister Connect for Port0USB PHY 0 Analog Test pin (NC in normal operation)Differential Positive USB Port1 IO signalExternal Resister Connect for Port1
AC97 Controller Data Input. I2S Controller Data Input. PWM Channel 0 Output. (Pull-down is programmable) AC97 Controller Data Output. I2S Controller Data Output. PWM Channel 1 Output. (Pull-down is programmable) AC97 Controller Synchronous Pulse Output. I2S Controller Word Select. PWM Channel 2 Output. (Pull-down is programmable) AC97 Controller Bit Clock Input. I2S Controller Bit Clock Input. I2S Controller Bit Clock. PWM Channel 3 Output. (Pull-down with Schmitt trigger input) Differential Positive USB Port0 IO signal Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Negative USB Port1 IO signal External Resister Connect for Port1
12S Controller Data Input.         PWM Channel 0 Output.         (Pull-down is programmable)         AC97 Controller Data Output.         12S Controller Data Output.         PWM Channel 1 Output.         (Pull-down is programmable)         AC97 Controller Synchronous Pulse Output.         12S Controller Word Select.         PWM Channel 2 Output.         (Pull-down is programmable)         AC97 Controller Bit Clock Input.         (Pull-down is programmable)         AC97 Controller Bit Clock Input.         12S Controller Bit Clock.         PWM Channel 3 Output.         (Pull-down with Schmitt trigger input)         Differential Positive USB Port0 IO signal         External Resister Connect for Port0         USB PHY 0 Analog Test pin (NC in normal operation)         Differential Negative USB Port1 IO signal         Differential Negative USB Port1 IO signal         External Resister Connect for Port1
PWM Channel 0 Output.         (Pull-down is programmable)         AC97 Controller Data Output.         I2S Controller Data Output.         PWM Channel 1 Output.         (Pull-down is programmable)         AC97 Controller Synchronous Pulse Output.         I2S Controller Word Select.         PWM Channel 2 Output.         (Pull-down is programmable)         AC97 Controller Bynchronous Pulse Output.         (Pull-down is programmable)         AC97 Controller Bynchronous Pulse Output.         (Pull-down is programmable)         AC97 Controller Bit Clock Input.         I2S Controller Bit Clock.         PWM Channel 3 Output.         (Pull-down with Schmitt trigger input)         Differential Positive USB Port0 IO signal         External Resister Connect for Port0         USB PHY 0 Analog Test pin (NC in normal operation)         Differential Positive USB Port1 IO signal         Differential Negative USB Port1 IO signal         External Resister Connect for Port1
(Pull-down is programmable)AC97 Controller Data Output.12S Controller Data Output.PWM Channel 1 Output.(Pull-down is programmable)AC97 Controller Synchronous Pulse Output.12S Controller Word Select.PWM Channel 2 Output.(Pull-down is programmable)AC97 Controller Bit Clock Input.12S Controller Bit Clock.PWM Channel 3 Output.(Pull-down with Schmitt trigger input)Differential Positive USB Port0 IO signalExternal Resister Connect for Port0USB PHY 0 Analog Test pin (NC in normal operation)Differential Negative USB Port1 IO signalExternal Resister Connect for Port1
AC97 Controller Data Output. I2S Controller Data Output. PWM Channel 1 Output. (Pull-down is programmable) AC97 Controller Synchronous Pulse Output. I2S Controller Word Select. PWM Channel 2 Output. (Pull-down is programmable) AC97 Controller Bit Clock Input. I2S Controller Bit Clock. PWM Channel 3 Output. (Pull-down with Schmitt trigger input) Differential Positive USB Port0 IO signal Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Negative USB Port1 IO signal External Resister Connect for Port1
12S Controller Data Output.         PWM Channel 1 Output.         (Pull-down is programmable)         AC97 Controller Synchronous Pulse Output.         12S Controller Word Select.         PWM Channel 2 Output.         (Pull-down is programmable)         AC97 Controller Bit Clock Input.         12S Controller Bit Clock.         PWM Channel 3 Output.         (Pull-down with Schmitt trigger input)         Differential Positive USB Port0 IO signal         External Resister Connect for Port0         USB PHY 0 Analog Test pin (NC in normal operation)         Differential Negative USB Port1 IO signal         External Resister Connect for Port1
PWM Channel 1 Output.         (Pull-down is programmable)         AC97 Controller Synchronous Pulse Output.         I2S Controller Word Select.         PWM Channel 2 Output.         (Pull-down is programmable)         AC97 Controller Bit Clock Input.         I2S Controller Bit Clock.         PWM Channel 3 Output.         (Pull-down with Schmitt trigger input)         Differential Positive USB Port0 IO signal         Differential Negative USB Port0 IO signal         External Resister Connect for Port0         USB PHY 0 Analog Test pin (NC in normal operation)         Differential Negative USB Port1 IO signal         External Resister Connect for Port1
(Pull-down is programmable) AC97 Controller Synchronous Pulse Output. I2S Controller Word Select. PWM Channel 2 Output. (Pull-down is programmable) AC97 Controller Bit Clock Input. I2S Controller Bit Clock. PWM Channel 3 Output. (Pull-down with Schmitt trigger input) Differential Positive USB Port0 IO signal Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Negative USB Port1 IO signal External Resister Connect for Port1
AC97 Controller Synchronous Pulse Output. 12S Controller Word Select. PWM Channel 2 Output. (Pull-down is programmable) AC97 Controller Bit Clock Input. 12S Controller Bit Clock. PWM Channel 3 Output. (Pull-down with Schmitt trigger input) Differential Positive USB Port0 IO signal Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Negative USB Port1 IO signal External Resister Connect for Port1
12S Controller Word Select.         PWM Channel 2 Output.         (Pull-down is programmable)         AC97 Controller Bit Clock Input.         12S Controller Bit Clock.         PWM Channel 3 Output.         (Pull-down with Schmitt trigger input)         Differential Positive USB Port0 IO signal         Differential Negative USB Port0 IO signal         External Resister Connect for Port0         USB PHY 0 Analog Test pin (NC in normal operation)         Differential Negative USB Port1 IO signal         External Resister Connect for Port1
PWM Channel 2 Output.         (Pull-down is programmable)         AC97 Controller Bit Clock Input.         I2S Controller Bit Clock.         PWM Channel 3 Output.         (Pull-down with Schmitt trigger input)         Differential Positive USB Port0 IO signal         Differential Negative USB Port0 IO signal         External Resister Connect for Port0         USB PHY 0 Analog Test pin (NC in normal operation)         Differential Negative USB Port1 IO signal         External Resister Connect for Port1
(Pull-down is programmable) AC97 Controller Bit Clock Input. I2S Controller Bit Clock. PWM Channel 3 Output. (Pull-down with Schmitt trigger input) Differential Positive USB Port0 IO signal Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Positive USB Port1 IO signal Differential Negative USB Port1 IO signal External Resister Connect for Port1
AC97 Controller Bit Clock Input. I2S Controller Bit Clock. PWM Channel 3 Output. (Pull-down with Schmitt trigger input) Differential Positive USB Port0 IO signal Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Positive USB Port1 IO signal Differential Negative USB Port1 IO signal External Resister Connect for Port1
12S Controller Bit Clock.         PWM Channel 3 Output.         (Pull-down with Schmitt trigger input)         Differential Positive USB Port0 IO signal         Differential Negative USB Port0 IO signal         External Resister Connect for Port0         USB PHY 0 Analog Test pin (NC in normal operation)         Differential Negative USB Port1 IO signal         Differential Negative USB Port1 IO signal         External Resister Connect for Port1
PWM Channel 3 Output. (Pull-down with Schmitt trigger input)         Differential Positive USB Port0 IO signal         Differential Negative USB Port0 IO signal         External Resister Connect for Port0         USB PHY 0 Analog Test pin (NC in normal operation)         Differential Positive USB Port1 IO signal         Differential Negative USB Port1 IO signal         External Resister Connect for Port1
(Pull-down with Schmitt trigger input) Differential Positive USB Port0 IO signal Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Positive USB Port1 IO signal Differential Negative USB Port1 IO signal External Resister Connect for Port1
Differential Positive USB Port0 IO signal Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Positive USB Port1 IO signal Differential Negative USB Port1 IO signal External Resister Connect for Port1
Differential Positive USB Port0 IO signal Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Positive USB Port1 IO signal Differential Negative USB Port1 IO signal External Resister Connect for Port1
Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Positive USB Port1 IO signal Differential Negative USB Port1 IO signal External Resister Connect for Port1
Differential Negative USB Port0 IO signal External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Positive USB Port1 IO signal Differential Negative USB Port1 IO signal External Resister Connect for Port1
External Resister Connect for Port0 USB PHY 0 Analog Test pin (NC in normal operation) Differential Positive USB Port1 IO signal Differential Negative USB Port1 IO signal External Resister Connect for Port1
USB PHY 0 Analog Test pin (NC in normal operation) Differential Positive USB Port1 IO signal Differential Negative USB Port1 IO signal External Resister Connect for Port1
Differential Positive USB Port1 IO signal Differential Negative USB Port1 IO signal External Resister Connect for Port1
Differential Negative USB Port1 IO signal External Resister Connect for Port1
External Resister Connect for Port1
USB Port1 Power Control signal
USB Over Current Detection signal
USB PHY 0 Device/Host Mode Select Control signal
USB Porto Power Control signal
This pin is always driven to Low when USB Port0 is at Device mode
(the HDS pin at high state)
I 2C Serial Clock Line 0.
USI Serial Frame.
(Input with Schmitt trigger)
12C Serial Data Line 0.
USI Serial Transmit Data.
(Input with Schmitt trigger)
I2C Serial Clock Line 1.
USI Serial Clock.
(Input with Schmitt trigger)
12C Serial Data Line 1.
USI Serial Receive Data. (Input with Schmitt trigger)

PS2 Keyboard/Mous	se/SD1 Inte	erface (4)
PS2CLK0 /	IOS	PS2 Port0 Clock
SD1_DAT0 /		SD/SDIO Mode #1 – Data Line Bit 0
MS1_DAT0		Memory Stick Mode #1 – Data Line Bit 0
—		(Input with Schmitt trigger)
PS2DATA0 /	10(U)	PS2 Port0 Data
SD1_DAT1 /		SD/SDIO Mode #1 – Data Line Bit 1
MS1_DAT1		Memory Stick Mode #1 – Data Line Bit 1
		(Pull-up is programmable)
PS2CLK1 /	IOS	PS2 Port1 Clock
SD1_DAT2 /		SD/SDIO Mode #1 – Data Line Bit 2
MS1_DAT2		Memory Stick Mode #1 – Data Line Bit 2
		(Input with Schmitt trigger)
PS2DATA1 /	10(U)	PS2 Port1 Data
SD1_DAT3 /	10(0)	SD/SDIO Mode #1 – Data Line Bit 3
MS1_DAT3		Memory Stick Mode #1 – Data Line Bit 3
MST_DATS		(Pull-up is programmable)
Kourad Interface (K		
Keypad Interface (K		Koursed Column Soon Innut Due
KPI_COL[7:0]	I	Keypad Column Scan Input Bus
		This bus is shared with NAND Flash Interface or IDE Interface,
		which is programmable setting.
KPI_ROW[3:0]	0	Keypad Row Scan Output Bus
		This bus is shared with NAND Flash Interface or IDE Interface,
		which is programmable setting.
		/UART4 Interface (14)
TXD0	IO(D)	UARTO Transmit Data.
		(Pull-down is programmable)
RXD0	10(D)	UARTO Receive Data.
		(Pull-down is programmable)
TXD1(B)	IO(D)	UART1 Transmit Data for Bluetooth
		(Pull-down is programmable)
RXD1(B)	10(D)	UART1 Receive Data for Bluetooth
		(Pull-down is programmable)
CTS1 (B)	10(D)	UART1 Clear To Send for Bluetooth
		(Pull-down is programmable)
RTS1 (B)	10(D)	UART1 Request To Send for Bluetooth
		(Pull-down is programmable)
TXD2(IrDA) /	10(D)	UART2 Transmit Data supporting SIR IrDA.
DTR1		UART1 Data Terminal Ready
2		(Pull-down is programmable)
RXD2(IrDA) /	10(D)	UART2 Receive Data supporting SIR IrDA.
DSR1		UART1 Data Set Ready
TXD3(M)	10(U)	UART3 Transmit Data for Micro Printer
		(Pull-up is programmable)
RXD3(M)	10(U)	UART3 Receive Data for Micro Printer
MCL .		(Pull-up is programmable)
DTR3(M)	10(U)	UART3 Data Terminal Ready for Micro Printer
		(Pull-up is programmable)
DSR3(M)	10(U)	UART3 Data Set Ready for Micro Printer
2010(11)		(Pull-up is programmable)
TXD4 /	10(U)	UART4 Transmit Data.
RIn1	10(0)	UART1 Ring Indicator
KIIII	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	3
	10(1)	(Pull-up is programmable)
RXD4 /	10(U)	UART4 Receive Data.
CDn1	1	UART1 Carrier Detector (Pull-up is programmable)

	IO/Memory	Stick Interface (10)
SCO_DAT /	10(U)	Smart Card I/O Contact to Card 0.
SDO_CMD /		SD/SDIO Mode #0 – Command/Response (SPI Mode – Data In)
MSO_BS		Memory Stick Mode #0 – Bus State.
-		(Pull-up is programmable)
SCO_CLK /	10(U)	Smart Card Clock Output to Card 0.
SDO_CLK /		SD/SDIO Mode #0 – Clock; (SPI Mode – Clock)
MSO_CLK		Memory Stick Mode #0 – Clock
		(Pull-up is programmable)
SCO_RST /	10(U)	Smart Card Reset Output to Card 0.
SDO_DATO /		SD/SDIO Mode #0 – Data Line Bit 0;
MSO_DATO		Memory Stick Mode #0 – Data Line Bit 0;
NISO_DATO		(Pull-up is programmable)
SCO_PRES /	10(U)	Smart Card 0 Presence Contact Input.
SD0_DAT1 /	10(0)	SD/SDIO Mode #0 – Data Line Bit 1;
MS0_DAT1		Memory Stick Mode #0 – Data Line Bit 1;
	10(1)	(Pull-up is programmable)
SCO_nPWR /	10(U)	Smart Card 0 Power FET Control Signal Output.
SD0_DAT2 /		SD/SDIO Mode #0 – Data Line Bit 2;
MS0_DAT2		Memory Stick Mode #0 – Data Line Bit 2;
		(Pull-up is programmable)
SC1_DAT /	10(U)	Smart Card I/O Contact to Card 1.
SDO_DAT3 /		SD/SDIO Mode #0 – Data Line Bit 3;
MSO_DAT3		Memory Stick Mode #0 – Data Line Bit 3;
		(Pull-up is programmable)
SC1_CLK	10(U)	Smart Card Clock Output to Card 1.
_		(Pull-up is programmable)
SC1_RST /	10(U)	Smart Card Reset Output to Card 1.
SD0_CDn /		SD/SDIO Mode #0 – Card Detect.
MS0_CDn		Memory Stick Mode #0 – Card Detect.
		(Pull-up is programmable)
SC1_PRES	10(U)	Smart Card 1 Presence Contact Input.
501_1 KE5	10(0)	(Pull-up is programmable)
SC1_nPWR	10(U)	Smart Card 1 Power FET Control Signal Output.
SCI_IFWR	10(0)	(Pull-up is programmable)
NAND Floop Interfe	aa (16)	
NAND Flash Interfa		
SM_CSn	0(IU)	NAND Flash Chip Select
10		(Pull-up is programmable)
SM_CS1n	O(IU)	NAND Flash Chip Select #1
		(Pull-up is programmable)
SM_ALE	O(IU)	NAND Flash Address Latch Enable
		(Pull-up is programmable)
SM_CLE	O(IU)	(Pull-up is programmable) NAND Flash Command Latch Enable
		NAND Flash Command Latch Enable (Pull-up is programmable)
	O(IU) O(IU)	NAND Flash Command Latch Enable
SM_CLE		NAND Flash Command Latch Enable (Pull-up is programmable)
SM_CLE SM_WEn	O(IU)	NAND Flash Command Latch Enable (Pull-up is programmable) NAND Flash Write Enable (Low active) (Pull-up is programmable)
SM_CLE		NAND Flash Command Latch Enable (Pull-up is programmable)NAND Flash Write Enable (Low active) (Pull-up is programmable)NAND Flash Read Enable (Low active)
SM_CLE SM_WEn SM_REn	0(IU) 0(IU)	NAND Flash Command Latch Enable (Pull-up is programmable)NAND Flash Write Enable (Low active) (Pull-up is programmable)NAND Flash Read Enable (Low active) (Pull-up is programmable)
SM_CLE SM_WEn	O(IU)	NAND Flash Command Latch Enable (Pull-up is programmable)NAND Flash Write Enable (Low active) (Pull-up is programmable)NAND Flash Read Enable (Low active) (Pull-up is programmable)NAND Flash Read Enable (Low active) (Pull-up is programmable)NAND Flash Write Protect (Low active)
SM_CLE SM_WEn SM_REn SM_WPn	0(IU) 0(IU) 0(IU)	NAND Flash Command Latch Enable (Pull-up is programmable)NAND Flash Write Enable (Low active) (Pull-up is programmable)NAND Flash Read Enable (Low active) (Pull-up is programmable)NAND Flash Read Enable (Low active) (Pull-up is programmable)NAND Flash Write Protect (Low active) (Pull-up is programmable)
SM_CLE SM_WEn SM_REn	0(IU) 0(IU)	NAND Flash Command Latch Enable (Pull-up is programmable)NAND Flash Write Enable (Low active) (Pull-up is programmable)NAND Flash Read Enable (Low active) (Pull-up is programmable)NAND Flash Write Protect (Low active) (Pull-up is programmable)NAND Flash Write Protect (Low active) (Pull-up is programmable)NAND Flash Busy (Low active)
SM_CLE SM_WEn SM_REn SM_WPn SM_RBn	0(IU) 0(IU) 0(IU) I (OU)	NAND Flash Command Latch Enable (Pull-up is programmable)NAND Flash Write Enable (Low active) (Pull-up is programmable)NAND Flash Read Enable (Low active) (Pull-up is programmable)NAND Flash Write Protect (Low active) (Pull-up is programmable)NAND Flash Write Protect (Low active) (Pull-up is programmable)NAND Flash Busy (Low active) (Pull-up is programmable)
SM_CLE SM_WEn SM_REn SM_WPn	0(IU) 0(IU) 0(IU)	NAND Flash Command Latch Enable (Pull-up is programmable)NAND Flash Write Enable (Low active) (Pull-up is programmable)NAND Flash Read Enable (Low active) (Pull-up is programmable)NAND Flash Write Protect (Low active) (Pull-up is programmable)NAND Flash Write Protect (Low active) (Pull-up is programmable)NAND Flash Busy (Low active) (Pull-up is programmable)
SM_CLE SM_WEn SM_REn SM_WPn SM_RBn SM_D[7:0]	0(IU) 0(IU) 0(IU) I (OU)	NAND Flash Command Latch Enable (Pull-up is programmable)NAND Flash Write Enable (Low active) (Pull-up is programmable)NAND Flash Read Enable (Low active) (Pull-up is programmable)NAND Flash Write Protect (Low active) (Pull-up is programmable)NAND Flash Write Protect (Low active) (Pull-up is programmable)NAND Flash Busy (Low active) (Pull-up is programmable)
SM_CLE SM_WEn SM_REn SM_WPn SM_RBn SM_D[7:0] ADC Interface (18)	0(IU) 0(IU) 0(IU) I (OU) I (OU)	NAND Flash Command Latch Enable (Pull-up is programmable)         NAND Flash Write Enable (Low active) (Pull-up is programmable)         NAND Flash Read Enable (Low active) (Pull-up is programmable)         NAND Flash Write Protect (Low active) (Pull-up is programmable)         NAND Flash Write Protect (Low active) (Pull-up is programmable)         NAND Flash Busy (Low active) (Pull-up is programmable)         NAND Flash Busy (Low active) (Pull-up is programmable)         NAND Flash Data Bus (Pull-up is programmable)
SM_CLE SM_WEn SM_REn SM_REn SM_RBn SM_RBn SM_D[7:0] ADC Interface (18) ADC[7:0]	O(IU) O(IU) O(IU) I (OU) I (OU) AI	NAND Flash Command Latch Enable (Pull-up is programmable)         NAND Flash Write Enable (Low active) (Pull-up is programmable)         NAND Flash Read Enable (Low active) (Pull-up is programmable)         NAND Flash Write Protect (Low active) (Pull-up is programmable)         NAND Flash Write Protect (Low active) (Pull-up is programmable)         NAND Flash Busy (Low active) (Pull-up is programmable)         NAND Flash Busy (Low active) (Pull-up is programmable)         NAND Flash Data Bus (Pull-up is programmable)         ADC Analog Input
SM_CLE SM_WEn SM_REn SM_REn SM_RBn SM_D[7:0] ADC Interface (18) ADC[7:0] AVO[3:0]	O(IU) O(IU) O(IU) I(OU) IO(U) AI AO	NAND Flash Command Latch Enable (Pull-up is programmable)         NAND Flash Write Enable (Low active) (Pull-up is programmable)         NAND Flash Read Enable (Low active) (Pull-up is programmable)         NAND Flash Write Protect (Low active) (Pull-up is programmable)         NAND Flash Write Protect (Low active) (Pull-up is programmable)         NAND Flash Busy (Low active) (Pull-up is programmable)         NAND Flash Busy (Low active) (Pull-up is programmable)         NAND Flash Data Bus (Pull-up is programmable)         ADC Analog Input Reference Voltage Ouput
SM_CLE SM_WEn SM_REn SM_REn SM_RBn SM_RBn SM_D[7:0] ADC Interface (18) ADC[7:0]	O(IU) O(IU) O(IU) I (OU) I (OU) AI	NAND Flash Command Latch Enable (Pull-up is programmable)         NAND Flash Write Enable (Low active) (Pull-up is programmable)         NAND Flash Read Enable (Low active) (Pull-up is programmable)         NAND Flash Write Protect (Low active) (Pull-up is programmable)         NAND Flash Busy (Low active) (Pull-up is programmable)         NAND Flash Busy (Low active) (Pull-up is programmable)         NAND Flash Data Bus (Pull-up is programmable)         NAND Flash Data Bus (Pull-up is programmable)         ADC Analog Input Reference Voltage Ouput         ADC Switch Ouput
SM_CLE SM_WEn SM_REn SM_REn SM_RBn SM_D[7:0] ADC Interface (18) ADC[7:0] AVO[3:0]	O(IU) O(IU) O(IU) I(OU) IO(U) AI AO	NAND Flash Command Latch Enable (Pull-up is programmable)         NAND Flash Write Enable (Low active) (Pull-up is programmable)         NAND Flash Read Enable (Low active) (Pull-up is programmable)         NAND Flash Write Protect (Low active) (Pull-up is programmable)         NAND Flash Write Protect (Low active) (Pull-up is programmable)         NAND Flash Busy (Low active) (Pull-up is programmable)         NAND Flash Busy (Low active) (Pull-up is programmable)         NAND Flash Data Bus (Pull-up is programmable)         ADC Analog Input Reference Voltage Ouput

ATAPI Interface (28)		
I DECS0n	0(IU)	IDE Chip Select 0 (Low active)
		(Pull-up is programmable)
IDECS1n	0(IU)	IDE Chip Select 1 (Low active)
		(Pull-up is programmable)
IDEDD[15:0]	10(U)	IDE Data Bus
		(Pull-up is programmable)
IDEDA[2:0]	O(IU)	IDE Address Bus
		(Pull-up is programmable)
IDEINTRQ	I (OD)	IDE Interrupt Request
		(Pull-down is programmable)
IDEDMARQ	I (OD)	IDE DMA Request
		(Pull-down is programmable)
IDEDMACKn	0(IU)	IDE DMA Acknowledge (Low active)
		(Pull-up is programmable)
IDEIORDY	I (OU)	IDE IO Ready
		(Pull-up is programmable)
IDEIORn	0(IU)	IDE IO Read (Low active)
		(Pull-up is programmable)
IDEIOWn	0(IU)	IDE IO Write (Low active)
		(Pull-up is programmable)
IDERESETn	0(IU)	IDE Reset (Low active)
		(Pull-up is programmable)
LCD Interface (29)		
VD [23:0]	O(IU)	LCD Pixel Data Output.
		(Pull-up is programmable)
HSYNC	0	Horizontal Sync or Line Sync.
VSYNC	0	Vertical Sync or Frame Sync.
VDEN	0	Data Enable or Display Control Signal.
	-	
VICLK	IU	Pixel Clock Input.
VOCLK	0	Pixel Clock Output.
VOCLK	0	Pixel Clock Output.

		SEAN .
Miscellaneous(14)	-	
nXDREQ[0] /	I (OU)	External DMA #0 Request
SD1_CDn /		SD/SDIO Mode #1 – Card Detect
MS1_CDn		Memory Stick Mode #1 – Card Detect
		(Pull-up is programmable)
nXDREQ[1] /	I (OU)	External DMA #1 Request
SD1_CMD /		SD/SDIO Mode #1 – Command/Response (SPI Mode #1 – Data In)
MS1_BS		Memory Stick Mode #1 – Bus State
		(Pull-up is programmable)
nXDACK[0] /	O(IU)	External DMA #0 Acknowledge
	0(10)	3
SD1_nPWR /		
MS1_nPWR		Memory Stick Mode #1 – Power Control
		(Pull-up is programmable)
nXDACK[1] /	O(IU)	External DMA #1 Acknowledge
SD1_CLK /		SD/SDIO Mode #1 – Clock (SPI Mode #1 – Clock)
MS1_CLK		Memory Stick Mode #1 – Clock
		(Pull-up is programmable)
nIRQ[7:0]	I (OU)	External Interrupt Request
- <b>L</b> - <b>J</b>		(Pull-up is programmable)
nWDOG	0	Watchdog Timer Timeout Flag (Low active)
Power/Ground	0	
VDD18		Come Logie nouver (1.0)()
	P	Core Logic power (1.8V)
VDD33	Р	IO Buffer power (3.3V)
VSS	G	IO Buffer and Core ground (0V)
USBVDDC0	Р	USB Port0 PHY power (3.3V)
USBVSSCO	G	USB Port0 PHY ground (0V)
USBVDDTO	Р	USB Port0 PHY Transceiver power (3.3V)
USBVSST0	G	USB Port0 PHY Transceiver ground (0V)
USBVDDC1	P	USB Port1 PHY power (3.3V)
USBVSSC1	G	USB Port1 PHY ground (0V)
	P	
USBVDDT1		USB Port1 PHY Transceiver power (3.3V)
USBVSST1	G	USB Port1 PHY Transceiver ground (0V)
PLLVDD18	P	PLL power (1.8V)
PLLVSS18	G	PLL ground (OV)
AVDD33	Р	ADC Analog power (3.3V)
AVSS	G	ADC Analog ground (0V)
RTCVDD18	Р	RTC Battery power (1.8V)
		Publication Release Date:

### 32-BIT ARM926EJ-S BASED MCU

## 5.2 GPIO Share Pin Description

In this chip, there are GPIOC~GPIOI groups for general IO control. All of GPIO pins are shared with the other interface and define as the following

GPIO Group	Shared pin function
GPIOC (16 pins)	NAND Flash /
	KPI /
	LCD Interface
GPIOC[0]	SM_CSn /
	KPI_ROW[0] /
	VD[18]
GPIOC[1]	SM_ALE /
	KPI_ROW[1] /
	VD[19]
GPIOC[2]	SM_CLE /
	KPI_ROW[2] /
	VD[20]
GPIOC[3]	SM_WEn /
	KPI_ROW[3] /
	VD[21]
GPIOC[4]	SM_REn /
	VD[22]
GPIOC[5]	SM_WPn /
	VD[23]
GPIOC[6]	SM_RBn
GPIOC[7]	SM_D[0] /
	KPI_COL[0]
GPIOC[8]	SM_D[1] /
	KPI_COL[1]
GPIOC[9]	SM_D[2] /
	KPI_COL[2]
GPIOC[10]	SM_D[3] /
	KPI_COL[3]
GPIOC[11]	SM_D[4] /
	KPI_COL[4]
GPIOC[12]	SM_D[5] /
	KPI_COL[5]
GPIOC[13]	SM_D[6] /
535 C	KPI_COL[6]
GPIOC[14]	SM_D[7] /
	KPI_COL[7]
GPIOC[15]	SM_CS1n /

### 32-BIT ARM926EJ-S BASED MCU

GPIOD (10 pins)	SC/
· · ·	SD(SDIO) /
	Memory Stick 1 Interface
GPIOD[0]	SCO_DAT/
	SD0_CMD /
	MS0_BS
GPIOD[1]	SCO_CLK /
	SD0_CLK /
	MS0_CLK
GPIOD[2]	SCO_RST /
	SD0_DAT0 /
	MS0_DAT0
GPIOD[3]	SCO_PRES /
	SD0_DAT1 /
	MS0_DAT1
GPIOD[4]	SCO_nPWR /
	SD0_DAT2 /
	MS0_DAT2
GPIOD[4]	SCO_nPWR /
	SD0_DAT2 /
	MS0_DAT2
GPIOD[5]	SC1_DAT /
	SD0_DAT3 /
	MS0_DAT3
GPIOD[6]	SC1_RST /
	SD0_CDn /
	MS0_CDn
GPIOD[7]	SC1_nPWR
GPIOD[8]	SC1_CLK /
	SD0_nPWR /
	MS0_nPWR
GPIOD[9]	SC1_PRES

Publication Release Date: Jun. 18, 2010 Revision: A4

### 32-BIT ARM926EJ-S BASED MCU

GPIOE (14 pins)	UART Interface
GPIOE[0]	TXD0
GPIOE[1]	RXDO
GPIOE[2]	TXD1(B)
GPIOE[3]	RXD1(B)
GPIOE[4]	RTS1 (B)
GPIOE[5]	CTS1 (B)
GPIOE[6]	TXD2(IrDA) /
	DTR1
GPIOE[7]	RXD2(IrDA) /
	DSR1
GPIOE[8]	TXD3(M)
GPIOE[9]	RXD3(M)
GPIOE[10]	DTR3(M)
GPIOE[11]	DSR3(M)
GPIOE[12]	TXD4 /
	RIn1
GPIOE[13]	RXD4 /
	CDn1
GPIOF (10 pins)	RMII Interface
GPIOF[0]	PHY_MDC
GPIOF[1]	PHY_MDIO
GPIOF[3:2]	PHY_TXD [1:0]
GPIOF[4]	PHY_TXEN
GPIOF[5]	PHY_REFCLK
GPIOF[7:6]	PHY_RXD [1:0]
GPIOF[8]	PHY_CRSDV
GPIOF[9]	PHY_RXERR

Publication Release Date: Jun. 18, 2010 Revision: A4


GPIOG (17 pins)	I2C/USI XDMA, PS2/SD1/MS1, AC97/I2S/PWM Interface
GPIOG[0]	SCL0 /
	SFRM
GPIOG[1]	SDA0 /
	SSPTXD
GPIOG[2]	SCL1 /
	SCLK
GPIOG[3]	SDA1 /
	SSPRXD
GPIOG[4]	nXDREQn[0] /
	SD1_CDn /
	MS1_CDn
GPIOG[5]	nXDACKn[0] /
	SD1_nPWR /
	MS1_nPWR
GPIOG[6]	nXDREQn[1] /
	SD1_CMD /
00100173	MS1_BS
GPIOG[7]	nXDACKn[1] /
	SD1_CLK /
000001	MS1_CLK
GPIOG[8]	PS2CLK0 /
	SD1_DATO /
GPIOG[9]	MS1_DAT0 PS2DATA0 /
GPIOG[4]	SD1_DAT1 /
	MS1_DAT1
GPIOG[10]	PS2CLK1 /
6106[10]	SD1_DAT2 /
	MS1_DAT2
GPIOG[11]	PS2DATA1 /
61166[11]	SD1_DAT3 /
	MS1_DAT3
GPIOG[12]	AC97_nRESET /
	I2S_SYSCLK /
GPIOG[13]	AC97_DATAI /
	I2S_DATAI /
	PWM [0]
GPIOG[14]	AC97_DATAO /
alter -	I2S_DATAO /
216	PWM [1]
GPIOG[15]	AC97_SYNC /
1000	12S_WS /
and a	PWM [2]
GPIOG[16]	AC97_BITCLK /
	I2S_BITCLK /
On DA	PWM [3]

GPIOH (8 pins)	nIRQ Interface
GPIOH[7:0]	nIRQ[7:0]
GPIOI (17 pins)	ΑΤΑΡΙ
GPIOI[0]	IDECS0n
GPIOI[1]	IDECS1n
GPIOI[4:2]	IDEDA[2:0]
GPIOI[5]	IDEINTRQ
GPIOI[6]	IDEDMACKn
GPIOI[7]	IORDY
GPIOI[8]	IDEIORn
GPIOI[9]	IDEIOWn
GPIOI[10]	IDEDMARQ
GPIOI[14:11]	IDEDD[15:12]
GPIOI[15]	IDERESETn
GPIOI[16]	nWDOG
IDEDD (12 pins)	ATAPI /
· · ·	KPI Interface
IDEDD[7:0] /	IDEDD[7:0] /
KPI_COL[7:0]	KPI_COL[7:0]
IDEDD[11:8] /	IDEDD[11:8] /
KPI_ROW[3:0]	KPI_ROW[3:0]



### 32-BIT ARM926EJ-S BASED MCU

## **6** Functional Block



### 32-BIT ARM926EJ-S BASED MCU

## **7** Functional Description

## 7.1 ARM926EJ-S CPU CORE

The ARM926EJ-S CPU core is a member of the ARM9 family of general-purpose microprocessors. The ARM926EJ-S CPU core supports the 32-bit ARM and 16-bit Thumb instruction sets, enabling the user to trade off between high performance and high code density. The ARM926EJ-S processor has a Harvard cached architecture with MMU.

## 7.2 System Manager

## 7.2.1 Overview

The System Manager has the following functions.

- System memory map
- The width of external memory address
- Data bus connection with external memory
- Product identifier register
- Bus arbitration
- PLL module
- Clock select register
- Power-On setting


## 7.2.2 System Memory Map

This chip provides 2G bytes memory space (0x0000\_0000~0x7FF\_FFF) for the SDRAM, RAM, ROM and IO Devices, 192M bytes space (0xB000\_0000~0xBBFF\_FFF) for On-Chip Peripherals and the other memory spaces are reserved.

The size and location of each SDRAM memory bank is determined by the register settings for "current bank base address pointer" and "current bank size" (SDCONF0 and SDCONF1). Please note that when setting the bank control registers, the address boundaries of consecutive banks must not be overlapped.

Except On-Chip Peripherals, the start address of each memory bank is not fixed. You can use bank control registers to assign a specific bank start address by setting the bank's base pointer (13 bits). The address resolution is 256K bytes. The bank's start address is defined as "base pointer << 18" and the bank's size is "current bank size". (EXT0CON ~ EXT4CON)

The CPU booting start address (from external ROM) is fixed at address 0x0000\_0000 after reset or poweron. In the event of an access request to an address outside any programmed bank size, an abort signal is generated. The maximum accessible memory size of each external IO bank is 32M bytes, and 128M bytes on SDRAM banks.



Address Space	Token	Modules
0x0000_0000 – 0x7FFF_FFF		EBI (SDRAM, ROM, RAM, IO) Memory Space
0x8000_0000 – 0xAFFF_FFFF		Reserved Shadow of EBI Memory Space(0x0000_0000~0x2FFF_FFFF)
0xB000_0000 – 0xB000_01FF	GCR_BA	System Global Control Registers
0xB000_0200 - 0xB000_02FF	CLK_BA	Clock Control Registers
0xB000_1000 - 0xB000_1FFF	EBI_BA	EBI Control Registers
0xB000_3000 – 0xB000_3FFF	EMC_BA	Ethernet MAC Control Registers
0xB000_4000 – 0xB000_4FFF	GDMA_BA	GDMA Control Registers
0xB000_5000 - 0xB000_5FFF	USBH_BA	EHCI USB Host Control Registers
0xB000_6000 – 0xB000_6FFF	USBD_BA	USB Device Control Registers
0xB000_7000 – 0xB000_7FFF	USBO_BA	OHCI USB Host Control Registers
0xB000_8000 - 0xB000_8FFF	LCM_BA	Display, LCM Interface Control Registers
0xB000_9000 - 0xB000_9FFF	ACTL_BA	Audio Interface Control Registers
0xB000_A000 - 0xB000_AFFF	ATA_BA	ATAPI Interface Control Register
0xB000_B000 - 0xB000_BFFF	GE_BA	2D Graphic Engine Control Register
0xB000_C000 - 0xB000_CFFF	DMAC_BA	DMA Controller Registers
0xB000_D000 - 0xB000_DFFF	FMI_BA	Flash Memory Interface Control Registers

Address Space	Token	Modules
0xB800_0000 - 0xB800_00FF	UARTO_BA	UART 0 Control Registers (Tx,Rx for console)
0xB800_0100 – 0xB800_01FF	UART1_BA	UART 1 Control Registers (Tx,Rx,CTS,RTS for Blue-tooth)
0xB800_0200 - 0xB800_02FF	UART2_BA	UART 2 Control Registers (Tx,Rx for IrDA)
0xB800_0300 - 0xB800_03FF	UART3_BA	UART 3 Control Registers (Tx,Rx,DTR,DTS for micro-printer)
0xB800_0400 - 0xB800_04FF	UART4_BA	UART 4 Control Registers (Tx,Rx for console)
0xB800_1000 - 0xB800_1FFF	TMR_BA	Timer Control Registers
0xB800_2000 - 0xB800_2FFF	AIC_BA	Interrupt Controller Registers
0xB800_3000 - 0xB800_3FFF	GPIO_BA	GPIO Control Registers
0xB800_4000 – 0xB800_4FFF	RTC_BA	Real Time Clock (RTC) Control Registers
0xB800_5000 - 0xB800_5FFF	SC_BA	Smart Card Host Interface Control Registers
0xB800_6000 - 0xB800_60FF	I 2C0_BA	I 2C 0 Control Register
0xB800_6100 – 0xB800_61FF	I2C1_BA	I2C 1 Control Register
0xB800_6200 – 0xB800_62FF	USI_BA	Universal Serial Interface Register (USI)
0xB800_7000 – 0xB800_7FFF	PWM_BA	Pulse Width Modulation(PWM) Control Registers
0xB800_8000 - 0xB800_8FFF	КРІ_ВА	Keypad Interface Control Registers
0xB800_9000 - 0xB800_9FFF	PS2_BA	PS2 Interface Control Registers
0xB800_A000 – 0xB800_AFFF	ADC_BA	ADC Control Registers

## 7.2.3 Address Bus Generation

The address bus generation is depended on the required data bus width **(DBWD)** and address bus alignment control bit **(ADRS)** of each IO bank. The maximum accessible memory size of each external IO bank is 32M bytes. (EXT0CON ~ EXT4CON)

Data Bus	Exte	ernal Address Pi	Maximum Accessible	
Width	MA [22:0]	MA23	MA24	Memory Size
8-bit	MA22 – MA0 (Internal)	MA23 (Internal)	MA24 (Internal)	32M bytes
16-bit	MA23 – MA1 (Internal)	MA24 (Internal)	NA	32M bytes (16M half-words)
32-bit	MA24 – MA2 (Internal)	NA	NA	32M bytes (8M words)

#### Table 7.2.1 Address Bus Generation Guidelines (When ADRS bit = 0)

Table 7.2.2 Address Bus Generation Guidelines	(When ADRS bit = 1)

Data Bus	Exte	ernal Address Pi	Maximum Accessible	
Width	MA [22:0]	MA23	MA24	Memory Size
8-bit	MA22 – MA0	MA23	MA24	32M bytes
0-DIL	(Internal)	(Internal)	(Internal)	32M Dytes
16-bit	MA22 – MA0	MA23	MA24	32M bytes, MA[0] ignored
TO-DIC	(Internal)	(Internal)	(Internal)	(16M half-words)
32-bit	MA22 – MA0	MA23	MA24	32M bytes, MA[1:0] ignored
32-DIL	(Internal)	(Internal)	(Internal)	(8M words)

## 32-BIT ARM926EJ-S BASED MCU

## 7.2.4 AHB Bus Arbitration

The system bus is AHB-compliant and supports modules with standard AHB master or slave interfaces. The AHB arbiter has two priority-decision modes, i.e., the fixed priority mode and the rotate priority mode. In the rotate priority mode, there are three types for AHB-Master bus. The selection of modes and types is determined on the **PRTMODO** and **PRTMOD1**bits in the Arbitration Control Register. **PRTMODO** is used to control the fixed priority of AHB1 (CPU AHB-Lite) Bus and **PRTMOD1** is used to control the fixed priority of AHB2 Master Bus.

#### 7.2.4.1 Fixed Priority Mode

Fixed priority mode is selected if **PRTMODx** = 0. The order of priorities on the AHB mastership among the on-chip master modules, listed in Table 7.2.3, is fixed. If two or more master modules request to AHB at the same time, the mastership is always granted to the module with the highest priority.

Priority Sequence	PRTMOD0 = 0 AHB1 Bus	PRTMOD1 = 0 AHB2 Bus		
1 (Lowest)	ARM CPU Instruction	AHB Bridge		
2	ARM CPU Data	2-D Graphic		
3	GDMAO			
4	GDMA1	SDIO(FMI)/ATAPI		
5		USB Device		
6		USB Host		
7	EMC Controller			
8		LCD Controller		
9 (Highest)		Audio Controller (AC97 & I2S)		

Table 7.2.3 AHB Bus Priority Order in Fixed Priority Mode

The ARM core normally has the lowest priority under the fixed priority mode; however, this chip provides a mechanism to raise the priority to the highest. If the IPEN bit (bit-1 of Arbitration Control Register) is set to 1, the **IPACT** bit (bit-2 of Arbitration Control Register) will be automatically set to 1 while an unmasked external interrupt occurs. Under this circumstance, the ARM core gains the highest AHB priority. The programmer can recover the original priority order by directly writing "0" to clear the **IPACT** bit. For

The programmer can recover the original priority order by directly writing "0" to clear the **IPACT** bit. For example, this can be done that at the end of an interrupt service routine. Note that **IPACT** only can be automatically set to 1 by an external interrupt when **IPEN** = 1. It will not take effect if a programmer to directly write 1 to **IPACT** to raise ARM core's AHB priority.

## 32-BIT ARM926EJ-S BASED MCU

#### 7.2.4.2 Rotate Priority Mode

Rotate priority mode is selected if PRTMODx = 1. The AHB arbiter uses a round robin arbitration scheme by which every master module can gain the bus ownership in turn.

For AHB2 DMA Master Bus, the Audio and LCD Display, have the higher priority in the rotate type.





#### 7.2.5 Power-On Setting

After power on reset, Power-On setting registers are latched from EBI Address pins (MA [21:13]) to configure this chip.

Power-On Setting	Pin
Booting Device Select	MA [21:20]
Internal System Clock Select	MA17
GPIO Pin Configuration Select	MA [16:14]
USB PHY0 Mode Select	HDS

#### MA [21:20] : Booting Device Select

MA[2	1:20]	Booting Device
Pull-down	Pull-down	SPI Flash ROM
Pull-down	Pull-up	NAND-type Flash ROM
Pull-up	Pull-down	USB ISP
Pull-up	Pull-up	NOR-type Flash ROM

#### MA19 : Pull-up is necessary

#### MA18 : Can either Pull-up or Pull-down

#### MA17 : Internal System Clock Select

If pin MA17 is pull-down, the external clock from EXTAL15M pin is served as internal system clock. If pin MA17 is pull-up, the PLL output clock is used as internal system clock.

#### MA [16:14] : GPIO Pin Configuration Select

MA[16:14]	State	GPIO Pin Function		
	Pull-down	GPIOC/D/E Group Select		
MA14	Pull-up	NAND/SmartCard/UART Group Select		
MA15	Pull-down	GPIOF Group Select		
	Pull-up	RMII Group Select		
	Pull-down	GPIOI/KPI Group Select		
MA16	Pull-up	ATAPI Group Select		

#### MA13 : Pull-up is necessary

#### HDS: USB PHY0 Mode Select

HDS	USB PHY0 Mode
Pull-down	USB20 Host
Pull-up	USB20 Device

## 32-BIT ARM926EJ-S BASED MCU

## 7.2.6 System Booting

NUC910ABN supports four kinds of system booting devices, which including

- (1) SPI Flash ROM
- (2) NAND-type Flash ROM
- (3) USB ISP
- (4) NOR-type Flash ROM

#### **Booting Device Select**

MA[21	1:20]	Booting Device	X
Pull-down	Pull-down	SPI Flash ROM	
Pull-down	Pull-up	NAND-type Flash ROM	
Pull-up	Pull-down	USB ISP	
Pull-up	Pull-up	NOR-type Flash ROM	



## 32-BIT ARM926EJ-S BASED MCU

#### System Global Control Registers Map 7.2.7

PWRON         0x           ARBCON         0x           MFSEL         0x           EBIDPE         0x           CDDPE         0x           GPIOCPE         0x           GPIOEPE         0x           GPIOFPE         0x           GPIOFPE         0x           GPIOFPE         0x           GPIOFPE         0x	<b>DO_OOOO</b> (B000_0000         (B000_0004         (B000_0008         (B000_0000C         (B000_0010         (B000_0014         (B000_0018         (B000_001C         (B000_0020         (B000_0024	R/W R/W R/W R/W R/W R/W R/W	Product Identifier RegisterPower-On Setting RegisterArbitration Control RegisterMultiple Function Pin Select RegisterEBI Data Pin Pull-up/down Enable RegisterLCD Data Pin Pull-up/down Enable RegisterGPIOC Pin Pull-up/down Enable RegisterGPIOD Pin Pull-up/down Enable Register	0xxx90_0910 N/A 0x0000_0000 0x0800_0000 0xFFFF_FFF 0x0003_FFFF 0x0000_7FFF 0x0000_07FF
PWRON0xARBCON0xMFSEL0xEBIDPE0xCDDPE0xGPIOCPE0xGPIOEPE0xGPIOFPE0xGPIOFPE0xGPIOFPE0xGPIOGPE0xGPIOGPE0x	<pre></pre>	R/W R/W R/W R/W R/W R/W	Power-On Setting Register Arbitration Control Register Multiple Function Pin Select Register EBI Data Pin Pull-up/down Enable Register LCD Data Pin Pull-up/down Enable Register GPIOC Pin Pull-up/down Enable Register GPIOD Pin Pull-up/down Enable Register	N/A 0x0000_0000 0x0800_0000 0xFFFF_FFF 0x0003_FFFF 0x0000_7FFF
ARBCON0xMFSEL0xEBIDPE0xCDDPE0xGPIOCPE0xGPIOEPE0xGPIOFPE0xGPIOFPE0xGPIOGPE0x	<pre></pre>	R/W R/W R/W R/W R/W	Arbitration Control Register Multiple Function Pin Select Register EBI Data Pin Pull-up/down Enable Register LCD Data Pin Pull-up/down Enable Register GPIOC Pin Pull-up/down Enable Register GPIOD Pin Pull-up/down Enable Register	0x0000_0000 0x0800_0000 0xFFFF_FFF 0x0003_FFFF 0x0000_7FFF
MFSEL0xEBIDPE0xLCDDPE0xGPIOCPE0xGPIOPE0xGPIOEPE0xGPIOFPE0xGPIOFPE0xGPIOGPE0x	<pre>8000_000C 8000_0010 8000_0014 8000_0018 8000_001C 8000_0020</pre>	R/W R/W R/W R/W	Multiple Function Pin Select Register EBI Data Pin Pull-up/down Enable Register LCD Data Pin Pull-up/down Enable Register GPIOC Pin Pull-up/down Enable Register GPIOD Pin Pull-up/down Enable Register	0x0800_0000 0xFFFF_FFF 0x0003_FFFF 0x0000_7FFF
EBIDPE0xLCDDPE0xGPIOCPE0xGPIODPE0xGPIOEPE0xGPIOFPE0xGPIOGPE0x	<pre>&amp;B000_0010 &amp;B000_0014 &amp;B000_0018 &amp;B000_001C &amp;B000_0020</pre>	R/W R/W R/W R/W	EBI Data Pin Pull-up/down Enable Register LCD Data Pin Pull-up/down Enable Register GPIOC Pin Pull-up/down Enable Register GPIOD Pin Pull-up/down Enable Register	0xFFFF_FFF 0x0003_FFFF 0x0000_7FFF
LCDDPE0xGPIOCPE0xGPIODPE0xGPIOEPE0xGPIOFPE0xGPIOGPE0x	<pre>kB000_0014 kB000_0018 kB000_001C kB000_0020</pre>	R/W R/W R/W	LCD Data Pin Pull-up/down Enable Register GPIOC Pin Pull-up/down Enable Register GPIOD Pin Pull-up/down Enable Register	0x0003_FFFF 0x0000_7FFF
GPIOCPE0xGPIODPE0xGPIOEPE0xGPIOFPE0xGPIOGPE0x	xB000_0018 xB000_001C xB000_0020	R/W R/W	GPIOC Pin Pull-up/down Enable Register GPIOD Pin Pull-up/down Enable Register	0x0000_7FFF
GPIODPE0xGPIOEPE0xGPIOFPE0xGPIOGPE0x	(B000_001C (B000_0020	R/W	GPIOD Pin Pull-up/down Enable Register	
GPIOEPE0xGPIOFPE0xGPIOGPE0x	B000_0020	-		0x0000_07FF
GPIOFPE0xGPIOGPE0x	_	R/W	CDIOE Din Dull un (dawn Enable Degister	
GPIOGPE 0x	(B000_0024		GPIOE Pin Pull-up/down Enable Register	0x0000_3FFF
		R/W	GPIOF Pin Pull-up/down Enable Register	0x0000_03FF
GPIOHPE 0x	(B000_0028	R/W	GPIOG Pin Pull-up/down Enable Register	0x0001_FFFF
	B000_002C	R/W	GPIOH Pin Pull-up/down Enable Register	0x0000_00FF
GPIOIPE 0x	(B000_0030	R/W	GPIOI Pin Pull-up/down Enable Register	0x0FFF_FFFF
GTMP1 0x	(B000_0034	R/W	General Temporary Register 1	N/A
GTMP2 0x	(B000_0038	R/W	General Temporary Register 2	N/A
GTMP3 0x	(B000_003C	R/W	General Temporary Register 3	N/A
GTMP1     0xB000_0034     R/W     General Temporary Register 1       GTMP2     0xB000_0038     R/W     General Temporary Register 2			N/A N/A	



#### Product Identifier Register (PDID)

This register is for only read and enables software to recognize certain characteristics of the chip ID and the version number.

Register	Address	R/W	Description	Reset Value
PDID	0xB000_0000	R	Product Identifier Register	0xxx90_0910

					STAN V		
31	30	29	28	27	26	25	24
VERSION							
23	22	21	20	19	18	17	16
CHPID							2
15	14	13	12	11	10	9	8
CHPID							
7	6	5	4	3	2	1	0
			CHF	DID			3

Bits	Descriptions	
[31:24]	VERSION	Version of chip 02: Version C
[23:0]	CHIPID	<b>Chip identifier</b> The NUC910ABN Chip identifier is 0x90_0910.

#### Power-On Setting Register (PWRON)

This register latches the chip power-on setting from EBI Address Bus during chip reset.

Register	Address	R/W	Description	Reset Value
PWRON	0xB000_0004	R/W	Power-On Setting Register	Undefined

					-Un-U	2	
31	30	29	28	27	26	25	24
			RESE	RVED	N.	~ h	
23	22	21	20	19	18	17	16
			RESE	RVED		Va.	92
15	14	13	12	11	10	9	8
	R	ESERVED			USBDEN	USBHD	RESERVED
7	6	5	4	3	2	1	0
Booting De	evice Select	RESE	RVED		GPIOSEL		PLL

Bits	Descriptions	S								
[0]	PLL	Power-C 0= the e	Internal System Clock Select (Read/Write) Power-On value latched from MA17 0= the external clock from EXTAL15M pin is served as internal system clock. 1= the PLL output clock is used as internal system clock.							
		GPIO P	in Configuratio	on Sele	ect(Read Only)					
			Latched pin	H/L	GPIO Pin Function	1				
				0	GPIOC/D/E					
		[1]	MA14	1	NF/SC/UART					
[3:1]	GPIOSEL		MA15	0	GPIOF					
T V	X	[2]		1	RMII					
	B. CO	5		0	GPIOI /KPI					
	Sold Frank	[3]	MA16	1	АТАРІ					
	- Al		NAND Type F Smart Card Ir			•				
		NO.	ON C							
				44	Publication Rel	ease Date: Jun. 18, Revision				

		Booting Device Select (Read Only) these two bits are power-on reset from MA[21:20]					
	Booting	Booting Device Select [7:6]		Booting Device			
[7:6]	Device	0	0	SPI Fla	sh ROM		
	Select	0	1	NAND-type	e Flash ROM		
		1	0	USE	3 ISP		
		1	1	NOR-type Flash ROM			
			lode Select (Re ver-on reset from		4 C.		
[9]	USBHD	USBHD	USB PHY0 Mode		HDS Pin		
L- J		0	USB20 Device		External Pull-Up		
		1	USB20 Host		External Pull-Down		
					<b>lode (Read/Write)</b> ero (Device Mode)		
[10]		USBDEN	USB PHYC	) Enable	022		
[10]	USBDEN	0	Set Device	PHY at SE0 (Not	active to external host)		
		1		PHY controlled b e Controller	y the UTMI interface of the		



#### Arbitration Control Register (ARBCON)

Regis	ter	Ad	dress	R/W		Description Arbitration Control Register			Reset Value		
ARBC	ON	0xB00	8000_00	R/W	Arbitratio				0x0000_0000		
		31	30	29	28	27	26	25	24		
	RESERVED										
		23	22	21	20	19	18	17	16		
					RESE	RVED		No.	0		
		15	14	13	12	11	10	9	8		
	RESERVED										
		7	6	5	4	3	2	1	0		
		F	RESERVED		DGMASK	IPACT	IPEN	PRTMOD1	PRTMODO		

Bits	Descriptions	
[4]	DGMASK	<b>Default Grant Master Mask Control</b> 0 = AHB-Bridge always be the default grant master (default) 1 = No default grant master on AHB-2 Bus
[3]	IPACT	Interrupt Priority Active When IPEN="1", this bit is set when the ARM core has an unmasked interrupt request. This bit is available only when the <b>PRTMOD1</b> =0 and <b>PRTMOD0</b> =0.
[2]	IPEN	Interrupt Priority Enable Bit 0 = the ARM core has the lowest priority. 1 = enable to raise the ARM core priority to second This bit is available only when the PRTMOD=0 and PRTMOD0=0.
[1]	PRTMOD1	Priority Mode Select for AHB2 (AHB Master Bus) 0 = Fixed Priority Mode (default) 1 = Rotate Priority Mode
[0]	PRTMODO	Priority Mode Select for AHB1 (CPU AHB-Lite Bus) 0 = Fixed Priority Mode (default) 1 = Rotate Priority Mode
	C. C. C.	0 = Fixed Priority Mode (default) 1 = Rotate Priority Mode Priority Mode Select for AHB1 (CPU AHB-Lite Bus) 0 = Fixed Priority Mode (default) 1 = Rotate Priority Mode
		Publication Release Date: Jun. 18, 20146Revision: A



#### Multiple Function Pin Select Register (MFSEL)

Register	Address	Address R/W Description		
MFSEL	0xB000_000C	R/W	Multiple Function Pin Select Register	0x0800_0000
			YOUNT	

31	30	29	28	27	26	25	24			
RESE	RESERVED USBPHY0		РНҮО	GPSELI		GPSELH				
23	22	21	20	19	18	17	16			
	GPSELG									
15	14	13	12	11	10	9	8			
GPS	SELG			GPS	ELE	2	NO LO			
7	6	5	4	3	2	1	0			
	GF	SELD		GPS	ELC	GPSELF	G-Option			

Bits	Description	S							
[29:28]	USBPHYO		USB PHYO Select Control Register 00 : Normal USB operation mode (Default)						
		GPIOI Pin Fu	GPIOI Pin Function Select Control Register						
		PIN	GPSELI[26						
			0	GPIOI/KPI					
		GPIOI[15:0]/K	PI 1	ATAPI Interface					
[27:26]	GPSELI	PIN	GPSELI[27	] GPIO Pin Function					
[27.20]		GPIOI[16]	0	GPIOI[16]					
			1	nWDOG					
2	9	GPSELI [26] defa		more detail ed on power-on setting. VDOG ( Watch-Dog Timer Output )					
	72.12	GPI OH Pin Fu	ontrol Register						
	GPSELH	PIN	GPSELH[25]	GPIO Pin Function					
			0	GPIOH[7:4]					
[25:24]		GPIOH[7:4]	1	nIRQ[7:4]					
[23.24]	GFSELH	PIN	GPSELH[24]	GPIO Pin Function					
	mr 4	GPIOH[3:0]	0	GPIOH[3:0]					
		V/2***	1	nIRQ[3:0]					
	50	GPSELG [25:24]	default value is 0 fo	r GPIOH group.					
	15			Publication Release	Date lun 18 20				
			47	rubication Release	Revision: A				

	PIN	ction Select Con GPSELG[23:22]	GPIO Pin Function
		00	GPIOG[16:12]
		01	PWM Interface
	GPIOG[16:12]	10	AC97 Interface
		11	12S Interface
	-	Whe	n G-Option bit is 0
	PIN	GPSELG[21]	GPIO Pin Function
		0	GPIOG[11:10]
	GPIOG[11:10]	1	PS2 Port1
	PIN	GPSELG[20]	GPIO Pin Function
		0	GPIOG[9:8]
	GPIOG[9:8]	1	PS2 Port0
	PIN	GPSELG[19]	GPIO Pin Function
		0	GPIOG[7:6]
	GPIOG[7:6]	1	XDMA Port1
	PIN	GPSELG[18]	GPIO Pin Function
		0	GPIOG[5:4]
	GPIOG[5:4]	1	XDMA Port0
		-	
4] GPSELG	PIN	GPSELG[17:16]	GPIO Pin Function
] 0.0110	FIN	00	GPIOG[3:2]
		01	12C Line1
	GPIOG[3:2]	10	USI Interface
		11	Reserved
	PIN	GPSELG[15:14]	GPIO Pin Function
		00	GPIOG[1:0]
		01	I2C Line0
	GPIOG[1:0]	10	USI Interface
		11	Reserved
		Pin Description for m	
	GPSELG [23:14] de	efault value is 0, GPI	OG group.
		When G-Option b	it is 1
	PIN	GPSELG[21:20]	GPIO Pin Function
		xO	SD 1 Interface
Q1	GPIOG[11:6]	x1	Memory Stick 1
and the second sec	PIN	GPSELG[19:18]	GPIO Pin Function
		00	GPIOG[5:4]
and the second se		01	XDMA Port0
4 227			
3P	GPIOG[5:4]	10	SD 1 Interface

		GPIOE Pin Fu See GPIO Shared GPSELE [13:8] do In NUC910ABN c [13].	Pin Descriptio	on for n O for G	nore detail	n full modem func	tion by GPSELE				
		[10].	GPIO Pin Function								
					ELE[13]						
					1	0					
		PIN	GPSELE[12]								
		GPIOE[13:12]	0	GPI C	DE[13:12] [1	GPIOE[13:12] UART4	1				
[13:8]	GPSELE	PIN	GPSELE[11]								
[]			0	GPIC	DE[11:8]	GPIOE[11:8]					
		GPIOE[11:8]	1	UAR	T3(M)	UART3(M)					
		PIN	GPSELE[10]								
			0	GPIC	DE[7:6]	GPIOE[7:6]					
		GPIOE[7:4]	1	UAR		UART2(IrDA)	0)				
		PIN	GPSELE[9]								
			0	GPIC	DE[5:2]	GPIOE[5:2]	V2				
		GPIOE[3:2]	1	UAR		UART1(B)	2 (0)				
		PIN	GPSELE[8]								
			0	GPIC	DE[1:0]	GPIOE[1:0]	Sec m				
		GPIOE[1:0]	1	UAR		UARTO					
							12				
		GPI OD Pin Fu									
		PIN	GPSELD[7	7:6]	GPIO Pin Functi	on					
		GPIOD[9:5]	00		GPIOD[10:5]						
			01		SC 1 Interface						
				10 SD 0 Interface							
[ ] 4]			11		Memory Stick 0						
[7:4]	GPSELD	PIN	GPSELD[5:4]		GPIO Pin Functi	on					
			00 GPIOD[4:0]								
		GPIOD[4:0]	01		SC 0 Interface						
		01105[110]	10 SD 0 Interface								
		11 Memory Stick 0									
32			See GPIO Shared Pin Description for more detail GPSELD[7:4] default value is depend on power-on setting								
184		GPI OC Pin Fu	nction Sele	ct Cor	ntrol Register						
		PIN	GPSELC[3		GPIO Pin Functi	on					
			00	,.2]	GPIOC[14:0]						
12.21	00000		00		NAND Flash						
[3:2]	GPSELC	GPIOC[15:0]	10		KPI Interface						
	216		11		LCD Interface						
	X.	See GPIO Shared GPSELC[3:2] def	Pin Descriptio								
	AND AND			•	•	3					
	104 12	GPI OF Pin Fu									
	100 0	PIN	GPSELF[	1]	GPIO Pin Functi	on					
[1]	GPSELF	GPIOF[9:0]	0		GPIOF[9:0]						
			1		RMII Interface						
	K	See GPIO Shared GPSELF[1] defau			nore detail power-on setting						
[0]	G-Option	1: GPSELG[21:18 Interface,	B] is set the GF	PIO [11 PIO[11:	1:4] pins be GPIO, 4] pins be GPIO, 2		emory Stick 1				

## 32-BIT ARM926EJ-S BASED MCU

#### EBI Data Pin Pull-up/down Enable Register (EBIDPE)

#### LCD Data Pin Pull-up/down Enable Register (LCDDPE)

#### GPIOC~GPIOI Pin Pull-up/down Enable Register (GPIOCPE~GPIOIPE)

These registers are used to control the IO pins to be internal pull-up or down, which can avoid the input pins floating if there is no external resistors.

Register	Address	R/W	Description	Reset Value
EBIDPE	0xB000_0010	R/W	EBI Data Pin Pull-down Enable Register	0xFFFF_FFFF
LCDDPE	0xB000_0014	R/W	LCD Data Pin Pull-up Enable Register	0x0003_FFFF
GPIOCPE	0xB000_0018	R/W	GPIOC Pin Pull-up Enable Register	0x0000_FFFF
GPIODPE	0xB000_001C	R/W	GPIOD Pin Pull-up Enable Register	0x0000_07FF
GPIOEPE	0xB000_0020	R/W	GPIOE Pin Pull-up/down Enable Register	0x0000_3FFF
GPIOFPE	0xB000_0024	R/W	GPIOF Pin Pull-up/down Enable Register	0x0000_03FF
GPIOGPE	0xB000_0028	R/W	GPIOG Pin Pull-up/down Enable Register	0x0001_FFFF
GPIOHPE	0xB000_002C	R/W	GPIOH Pin Pull-up Enable Register	0x0000_00FF
GPIOIPE	0xB000_0030	R/W	GPIOI Pin Pull-up/down Enable Register	0x0FFF_FFFF

30	29	28	27	26	25	24	
PPE							
22	21	20	19	18	17	16	
		PF	PE				
14	13	12	11	10	9	8	
		PF	РЕ				
6	5	4	3	2	1	0	
PPE							
	22 14	22 21 14 13	22     21     20       14     13     12       6     5     4	PPE       22     21     20     19       PPE     PPE       14     13     12     11       PPE       6     5     4     3	PPE       22     21     20     19     18       PPE       14     13     12     11     10       PPE       6     5     4     3     2	PPE       22     21     20     19     18     17       PPE       14     13     12     11     10     9       PPE       6     5     4     3     2     1	

Bits	Descriptions	
[31:0]	PPE	Pin Pull-down Enable Register 1 = Disable the Pull-high/down for each relative pin (default) 0 = Enable the Pull-high/down for each relative pin



Register	Descriptions
EBIDPE	<b>EBI Data Pin Pull-down Enable Register</b> PPE[31:0] Controls the Pull-down of the EBI Data Bus[31:0]
LCDDPE	LCD Data Pin Pull-up Enable Register PPE[31:18] is reserved in this register PPE[17:0] Controls the Pull-up of the VD[17:0] for LCD Interface
GPIOCPE	GPIOC Pin Pull-up Enable Register PPE[31:14] is reserved in this register PPE[15:0] Controls the Pull-up of the GPIOC[15:0]
GPIODPE	GPIOD Pin Pull-up Enable Register PPE[31:10] is reserved in this register PPE[9:0] Controls the Pull-up of the GPIOD[9:0]
GPIOEPE	GPIOE Pin Pull-up/down Enable RegisterPPE[31:14] is reserved in this registerPPE[13:0] Controls the Pull-up/down of the GPIOE[13:0]Pull-down : GPIOE[6:0]Pull-up : GPIOE[13:8]No action : GPIOE[7]
GPIOFPE	GPIOF Pin Pull-up/down Enable Register PPE[31:10] is reserved in this register PPE[9:0] Controls the Pull-up/down of the GPIOF[9:0] Pull-down : GPIOF[9:8], GPIOF[5:4], GPIOF[1] Pull-up : GPIOF[7:6], GPIOF[3:2] No action : GPIOF[0]
GPIOGPE	GPIOG Pin Pull-up/down Enable Register PPE[31:17] is reserved in this register PPE[16:0] Controls the Pull-up of the GPIOG[16:0] Pull-down : GPIOG[11], GPIOG[9], GPIOG[7:0] Pull-up : GPIOG[16:12] No action : GPIOG[10], GPIOG[8]
GPIOHPE	<b>GPIOH Pin Pull-up Enable Register</b> PPE[31:8] is reserved in this register PPE[7:0] Controls the Pull-up of the GPIOH[7:0]
GPIOIPE	GPIOI Pin Pull-up/down Enable Register PPE[31:28] is reserved in this register PPE[27:16] Controls all the Pull-up of the IDEDD[11:0] PPE[15:0] Controls the Pull-up/down of the GPIOI[15:0] Pull-down : GPIOG[10], GPIOG[5] Pull-up : GPIOG[15:11], GPIOG[9:6], GPIOG[4:0]

1 = Disable the Pull-high/down for each relative pin0 = Enable the Pull-high/down for each relative pin

### 32-BIT ARM926EJ-S BASED MCU

#### General Temporary Register 1 ~ 3 (GTMP1 ~ GTMP3)

Register	Address	R/W	Description	Reset Value
GTMP1	0xB000_0034	R/W	General Temporary Register 1	Undefined
GTMP2	0xB000_0038	R/W	General Temporary Register 2	Undefined
GTMP3	0xB000_003C	R/W	General Temporary Register 3	Undefined

31	30	29	28	27	26	25	24
			DA	ТА		32 (	2)~
23	22	21	20	19	18	17	16
			DA	ГА		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	J. O.
15	14	13	12	11	10	9	8
DATA							
7	6	5	4	3	2	1	0
DATA							

Bits	Descriptions	
[31:0]	DATA	General Temporary Data



### 32-BIT ARM926EJ-S BASED MCU

## 7.3 Clock Controller


The clock controller generates all clocks for Display, Audio, CPU, AMBA and all the engine modules. In this chip includes two PLL modules. The clock source for each module is come from the PLL, or from the external crystal input directly. The CLKEN register controls the IP clock ON or OFF individually, and the CLKDIV register controls the divider setting. The register can also be used to control the clock enable or disable for power management control.


#### 7.3.1 Power management

This chip provides three power management scenarios to reduce power consumption. The peripheral clocks can be enabled / disabled individually by controlling the corresponding bit in CLKSEL control register. Software can turn-off the unused modules' clock for power saving. It also provides **IDLE** and **Power-down** modes to reduce the power consumption.

#### IDLE MODE


If the **IDLE** bit in Power Management Control Register (PMCON) is set, the ARM CORE clock source will be halted after 256 cycles, and then the ARM core will stop. The AHB or APB clocks are still active except the clock to cache controller and ARM core. This ARM core will exit from this mode when a **nIRO** or **nFIO** signals from any peripheral, such as Keypad and Timer overflow interrupts. The memory controller can also be forced to enter idle state if both the **MIDLE** and **IDLE** bits are set.





#### Power-Down Mode

The mode provides the minimum power consumption. When the system is not working or waiting an external event, software can write PD bit to turn off all the clocks includes system crystal oscillator and PLL to let ARM core to enter sleep mode after 256 clock cycles. In this state, all peripherals are also in sleep mode since the clock source is stopped. This system will exit from this mode when external interrupts (**nIRQ** signals) are detected; this chip provides external interrupts, USB device, RTC and Keypad to wakeup the clock.



# 32-BIT ARM926EJ-S BASED MCU

# 7.3.2 Clock Control Registers Map

Register	Address	R/W	Description	Reset Value
CLK_BA = 0xB00	0_0200			
CLKEN	0xB000_0200	R/W	Clock Enable Register	0x0408_0834
CLKSEL	0xB000_0204	R/W	Clock Select Register	0x0000_0FFX
CLKDIV	0xB000_0208	R/W	Clock Divider Control Register	0x0400_0000
PLLCONO	0xB000_020C	R/W	PLL Control Register 0	0x0000_2B63
PLLCON1	0xB000_0210	R/W	PLL Control Register 1	0x0001_4F64
PMCON	0xB000_0214	R/W	Power Management Control Register	0x0000_0000
IRQWAKECON	0xB000_0218	R/W	IRQ Wakeup Control Register	0x0000_0000
IRQWAKEFLAG	0xB000_021C	R/W	IRQ Wakeup Flag Register	0x0000_0000
IPSRST	0xB000_0220	R/W	IP Software Reset Register	0x0000_0000
CLKEN1	0xB000_0224	R/W	Clock Enable Register	0x0000_0000
CLKDIV1	0xB000_0228	R/W	Clock Divider Control 1 Register	0x0000_0000



#### Clock Enable Register (CLKEN)

Register	Address	R/W	Description	Reset Value
CLKEN	0xB000_0200	R/W	Clock Enable Register	0x0408_0834
			NO SE	

					the second se		
31	30	29	28	27	26	25	24
12C1	12C0	USI	ADC	GDMA	WDT	KPI	PS2
23	22	21	20	19	18	17	16
TIMER4	TIMER3	TIMER2	TIMER1	TIMERO	PWM	SCH1	SCHO
15	14	13	12	11	10	9	8
UART4	UART3	UART2	UART1	UARTO	G2D	USBH	USBD
7	6	5	4	3	2	1	0
EMC	ΑΤΑΡΙ	DMAC	FMI	RESE	RVED	Audio	LCD

Bits	Descriptions	
[31]	12C1	I2C Interface 1 Clock Enable Bit 0 = Disable I2C-1 clock 1 = Enable I2C-1 clock
[30]	12C0	I2C Interface 0 Clock Enable Bit 0 = Disable I2C-0 clock 1 = Enable I2C-0 clock
[29]	USI	USI Clock Enable Bit 0 = Disable USI clock 1 = Enable USI clock
[28]	ADC	ADC Clock Enable Bit 0 = Disable ADC clock 1 = Enable ADC clock
[27]	GDMA	GDMA Clock Enable Bit 0 = Disable GDMA clock 1 = Enable GDMA clock
[26]	WDT	WDT Clock Enable Bit 0 = Disable WDT counting clock 1 = Enable WDT counting clock
[25]	КРІ	Keypad Cock Enable Bit 0 = Disable keypad clock 1 = Enable keypad clock
[24]	PS2	PS2 Clock Enable Bit 0 = Disable PS2 clock 1 = Enable PS2 clock



[23]	TIMER4	Timer4 Clock Enable Bit 0 = Disable Timer clock 1 = Enable Timer clock
[22]	TIMER3	Timer3 Clock Enable Bit 0 = Disable Timer clock 1 = Enable Timer clock
[21]	TIMER2	Timer2 Clock Enable Bit 0 = Disable Timer clock 1 = Enable Timer clock
[20]	TIMER1	Timer1 Clock Enable Bit 0 = Disable Timer clock 1 = Enable Timer clock
[19]	TIMERO	TimerO Clock Enable Bit 0 = Disable Timer clock 1 = Enable Timer clock
[18]	PWM	PWM Clock Enable Bit 0 = Disable PWM clock 1 = Enable PWM clock
[17]	SCH1	Smart Card Host 1 Clock Enable Bit 0 = Disable smart card host 1 clock 1 = Enable smart card host 1 clock
[16]	SCHO	Smart Card Host O Clock Enable Bit 0 = Disable smart card host 0 clock 1 = Enable smart card host 0clock
[15]	UART4	UART4 Clock Enable Bit 0 = Disable UART4 clock 1 = Enable UART4 clock
[14]	UART3	UART3 Clock Enable Bit 0 = Disable UART3 clock 1 = Enable UART3 clock
[13]	UART2	UART2 Clock Enable Bit 0 = Disable UART2 clock 1 = Enable UART2 clock
[12]	UART1	UART1 Clock Enable Bit 0 = Disable UART1 clock 1 = Enable UART1 clock
[11]	UARTO	UARTO Clock Enable Bit 0 = Disable UARTO clock 1 = Enable UARTO clock
[10]	G2D	2D Graphic Controller Clock Enable Bit 0 = Disable 2D Graphic Controller clock 1 = Enable 2D Graphic Controller clock

[9]	USBH	USB Clock Enable Bit 0 = Disable USB clock 1 = Enable USB clock
[8]	USBD	USB device Clock Enable Bit 0 = Disable USB host clock 1 = Enable USB host clock
[7]	EMC	EMC Clock Enable Bit 0 = Disable EMC clock 1 = Enable EMC clock
[6]	ΑΤΑΡΙ	ATAPI Clock Enable Bit 0 = Disable ATAPI controller clock 1 = Enable ATAPI controller clock
[5]	DMAC	DMAC Clock Enable Bit 0 = Disable DMAC clock 1 = Enable DMAC clock
[4]	FMI	FMI Clock Enable Bit 0 = Disable FMI clock 1 = Enable FMI clock
[3:2]	Reserved	Reserved, write [0, 0] is recommended.
[1]	Audio	Audio Controller Clock Enable Bit 0 = Disable Audio Controller clock 1 = Enable Audio Controller clock
[0]	LCD	LCD Clock Enable Bit 0 = Disable LCD clock 1 = Enable LCD clock



#### Clock Select Register (CLKSEL)

Register	Address	R/W	Description	Reset Value
CLKSEL	0xB000_0204	R/W	Clock Select Register	0x0000_0FFX

						And the second se	
31	30	29	28	27	26	25	24
			RESE	RVED	0	$(2)_{\alpha}$	
23	22	21	20	19	18	17	16
			RESERVED	)		SAU	MSDSEL
15	14	13	12	11	10	9	8
	MSD	SEL		ATA	ASEL	UART	1SEL
7	6	5	4	3	2	1	0
VC	VCKSEL ACKSEL			RESE	RVED	CPUC	KSEL

Bits	Descriptions								
		MS Engine Clock Source Select Bit [16:15]							
		MSSEL[16:15]	Clock Source						
		0 0	PLL0 Clock						
[16:12]	MSSEL	0 1	PLL1 Clock						
		1 0	EXTAL15M pin						
		1 1	EXTAL15M pin (Default)						
永、		[14:12] Selected PLL0 or PLL1	source divided from 1 to 8.						
h		ATAPI Engine Clock	c Source Select Bit						
	1 million 1	ATASEL	Clock Source						
[11:10]	ATASEL	0 0	PLL0 Clock						
	N. W. W.	0 1	PLL1 Clock						
X	19 202	1 0	EXTAL15M pin						
	GS T	1 1	EXTAL15M pin (Default)						
	- En	UART1 Clock Sourc	e Select Bit						
	80	UART1SEL	Clock Source						
[9:8]	UART1SEL	0 0	PLL0 Clock						
	20	0 1	PLL1 Clock						
		1 0	EXTAL15M pin						
		1 0 1	EXTAL15M pin (Default)						

		LCD Clock	Source S	elect Bit	
			SEL	Clock Source	
[7:6]	VCKSEL	0 0		PLL0 Clock	
		0	1	PLL1 Clock	
		1	0	VICLK pin	
		1	1	EXTAL15M pin (Default)	
		Audio Cloo	ck Source	Select Bit	
		ACKSEL		Clock Source	
[5:4]	ACKSEL	0	0	PLL0 Clock	
		0	1	PLL1 Clock	6
		1	0	I2S_BITCLK pin	N. Contraction
		1	1	EXTAL15M pin (Default)	e la
				ource Select Bit nded on power-on setting (Pin A17)	C. C.
		CPUC	KSEL	Clock Source	" AD
[1:0]	CPUCKSEL	0	0	PLL0 Clock	6
		0	1	PLL1 Clock	
		1	0	PLL0 /2 Clock	
		1	1	EXTAL15M pin	





#### Clock Divider Control Register (CLKDIV)

Register	Address	R/W	Description	Reset Value
CLKDIV	0xB000_0208	R/W	Clock Divider Control Register	0x0400_0000

31	30	29	28	27	26	25	24	
RESERVED	G2DDIV	ADCC	KDIV	APBC	KDIV	AHBCKDIV		
23	22	21 20		19	18	17	16	
	ATA	PIDIV		UART1DIV				
15	14	13	12	11	10	9	8	
	VCI	KDIV			ACK	DIV	$\langle \rangle$	
7	6	5	4	3	2	1	0	
	RESE	ERVED			CPUCI	KDIV	50	

	Descriptions								
[30]	G2DDI V	0: divider 2	G2D Clock Divider Control Register 0: divider 2 1: divider 1						
		ADC CLK2	5 Clock Di	ivider Control Register					
		ADCC	KDIV	Clock Frequency					
[29:28]	ADCCKDIV	0	0	AHBCLK/1					
		0	1	AHBCLK/2					
37		1	0	AHBCLK/4					
hi -		1	1	AHBCLK/8					
CON NO	alt.	AMBA API	3 Clock Div	vider Control Register					
X1		APBC	KDIV	Clock Frequency					
	APBCKDIV	0	0	Reserved					
[27:26]		•	1	AHBCLK/2					
[27:26]		0							
[27:26]			0	AHBCLK/4 AHBCLK/8					

		AMBA AHB	Clock (Al	HBCLK) Divider	Control Register	
		AHBCKDIV Clock Fre			quency	
[25:24]	AHBCKDIV	0	0	CPUCLK/		
		0	1	CPUCLK/2	2	
		1	0	CPUCLK/4	1	
		1	1	CPUCLK/8	3	
		ATAPI Engi	ine Clock	Source Divider	Control Register	
[23:20]	ATAPIDIV	Where (1) A	TAPIDIV is		<b>V +1)</b> rce output by ATAPIS	El control rea
				Divider Contro		EL control reg.
[19:16]	UART1DIV	Where (1) U	ART1DIV i		IV +1) Irce output by UART1	SEL control rec
		LCD Clock	Source Di	vider Control R	egister	95
[15:12]	VCKDIV	Where (1) V	CKDIV is C		) e output by VCKSEL o	control register
				Divider Control	· · ·	
[11:8]	ACKDIV	Audio_CLK Where (1) A	= <b>ACK cl</b> CKDIV is 0	ock/(ACKDIV + )~15	-	control register
de.		CPU Clock	Source Di	vider Control R	legister	
[3:0]	CPUCKDIV	Where (1) C	PUCKDIV i		<b>1)</b> e output by CPUCKSE	L control regisi

## 32-BIT ARM926EJ-S BASED MCU

#### PLL Control Register 0 (PLLCON0)


#### PLL Control Register 1 (PLLCON1)

Register	Address R/W Description		Description	Reset Value
PLLCON0	0xB000_020C	R/W	PLL Control Register 0	0x0000_2B63
PLLCON1	0xB000_0210	R/W	PLL Control Register 1	0x0001_4F64

31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
			RESERVED			9	PWDEN		
15	14	13	12	11	10	9	8		
			FBI	VC	•		200		
7	6	5	4	3	2	1	0		
FBDV	ОТ	OTDV INDV							

Bits	Descriptions									
[16]	PWDEN	0 = PLL	Power Down Mode Enable 0 = PLL is in normal mode 1 = PLL is in power down mode							
[15:7]	FBDV		PLL VCO Output Clock Feedback Divider Feedback Divider divides the output clock from VCO of PLL.							
12 3		PLL Out	tput Clo	ck Divider						
12	100	OTDV		Divided by						
× ()	NY NY	0	0	1						
[6:5]	OTDV	0	1	2						
	Ch the	1	0	2						
	C V	1	1	4						
[4:0]	INDV		PLL Input Clock Divider Input Divider divides the input reference clock into the PLL.							

## 32-BIT ARM926EJ-S BASED MCU



The formula of output clock of PLL is:

Fout = Fin  $*\frac{NF}{NR}*\frac{1}{NO}$ 

FOUT : Output clock of **Output Divider** FIN : External clock into the **Input Divider** NR : Input divider value (NR = INDV + 2) NF : Feedback divider value (NF = FBDV + 2) NO : Output divider value (NO = OTDV)



#### Example Case:

The input clock frequency of EXTAL15M pin is 15MHz

PLL Output Frequency	200MHz	166MHz	133MHz	100MHz
PLLCON Reg.	0x0000_4F24	0x0000_4124	0x0000_22A2	0x0000_4F64

PLL Output Frequency	66MHz	169.34MHz (44.1K*3840)	122.88MHz (48K*2560)	
PLLCON Reg.	0x0000_2B63	0x0000_4E25	0x0000_92E7	



#### Power Management Control Register (PMCON)

Register	Address	R/W	Description	Reset Value
PMCON	0xB000_0214	R/W	Power Management Control Register	0x0000_0000

				X	So all		
31	30	29	28	27	26	25	24
			RESE	RVED	S.	20.	
23	22	21	20	19	18	17	16
			RESE	ERVED	6	20 0	
15	14	13	12	11	10	9	8
			RESE	RVED		200	0
7	6	5	4	3	2	1	0
	RESE	RVED		RESET	MIDLE	PD	IDLE

Bits	Descriptions	
[3]	RESET	<b>Software Reset</b> This is a software reset control bit. Set logic 1 to generate an internal reset pulse. This bit is auto-clear to logic 0 at the end of the reset pulse.
[2]	MIDLE	Memory Controller IDLE enableSetting this bit HIGH to enable memory controller enter IDLE mode, the clock source of memory controller will be halted while ARM CORE enter IDLE mode.1 = Memory controller will enter IDLE mode when IDLE bit is set.0 = Memory controller still active when IDLE bit is set.
[1]	PD	Power Down Enable Setting this bit HIGH, this chip enters power saving mode. The clock source 15M crystal oscillator and PLL both will stop to generate clock. User can use nIRQ [7:0], USB Device, RTC, Keypad and external nRESET to wakeup chip. 1 = Power down mode enable 0 = Normal mode
[0]	IDLE	CPU IDLE mode Enable Setting this bit HIGH, ARM CPU Core enters power saving mode. The peripherals still working if the clock enable bit in CONSEL is set. Any nIRQ or nFIQ to ARM core will let ARM core to exit IDLE state. 1 = CPU IDLE mode enable 0 = Normal mode
		Publication Release Date: Jun. 18, 201 65 Revision: A



#### IRQ Wakeup Control Register (IRQWAKECON)

					7/21 6			
Register	Addre	ess	ss R/W		Description			Reset Value
IRQWAKEC	ON 0xB000_	0218	18 R/W IRC		IRQ Wakeup Co	Q Wakeup Control Register		
31	30	2	9	28	27	26	25	24
				F	RESERVED		00	
23	22	2	1	20	19	18	17	16
				F	RESERVED	-0	2 6	2
15	14	1	3	12	11	10	9	8
	IRQWAK	EUPPO	L1			IRQWAK	UPPOLO	50
7	6	5	5	4	3	2	1	0
	IRQWAKEUPEN1					IRQWAK	EUPENO	ST S

Bits	Descriptions	
[15:12]	IRQWAKEUPPOL1	IRQ Wakeup Polarity for nIRQ[7:4] 1 = nIRQx is high level wakeup 0 = nIRQx is low level wakeup
[11:8]	IRQWAKEUPPOLO	Wakeup Polarity for nIRQ[3:0] 1 = nIRQx is high level wakeup 0 = nIRQx is low level wakeup
[7:4]	IRQWAKEUPEN1	Wakeup Enable for nIRQ[7:4] 1 = nIRQx wakeup enable 0 = nIRQx wakeup disable
[3:0]	IRQWAKEUPENO	Wakeup Enable for nIRQ[3:0] 1 = nIRQx wakeup enable 0 = nIRQx wakeup disable
[3:0]		
		Publication Release Date: Jun. 18, 2010 66 Revision: A4



Register	Addre	ess	s R/W		escription	Reset Value		
IRQWAKEFLA	G 0xB000_	021C	R/W	I	RQ Wakeup Flag	g Register		0x0000_0000
31	30	29	•	28	27	26	25	24
				RE	SERVED	SD	YCS.	
23	22	21		20	19	18	17	16
				RES	SERVED	10	202 (	) «
15	14	13	13		11	10	9	8
RESERVED								
7	6	5		4	3	2	1	0
				IRQW	AKEFLAG			3

#### IRQ Wakeup Flag Register (IRQWAKEFLAG)

Bits	Descriptions	
[7:0]	IRQWAKEFLAG	Wakeup Flag for nIRQ[7:0] After power down wakeup, software should check these flags to identify which IRQ is used to wakeup the system. And clear the flags in IRQ interrupt service routine. 1 = CPU is wakeup by nIRQx 0 = not wakeup
Contraction of the second	AL AL	
		Publication Release Date: Jun. 18, 2010 67 Revision: A4



#### IP Software Reset Register (IPSRST)

Register	Address	R/W	Description	Reset Value	
IPSRST	0xB000_0220	W	IP Software Reset Register	0x0000_0000	

					A Dame and the		
31	30	29	28	27	26	25	24
RESERVED	12C	USI	ADC	RES	ERVED	КРІ	PS2
23	22	21	20	19	18	17	16
RESERVED				TIMER	PWM	RESERVED	SCH
15	14	13	12	11	10	9	8
RESERVED				UART	G2D	USBH	USBD
7	6	5	4	3	2	1	0
EMC	ΑΤΑΡΙ	DMAC	FMI	GDMA	RESERVED	Audio	LCD

Bits	Descriptions						
[30]	12C	<ul> <li>I2C Interface Software Reset Control Bit</li> <li>0 = write 0 is no action for both I2C0 and I2C1</li> <li>1 = write 1 , a reset pulse is generated to reset both I2C0 and I2C1, and This bit will be auto clear to zero.</li> </ul>					
[29]	USI USI Software Reset Control Bit 0 = write 0 is no action for USI 1 = write 1, a reset pulse is generated to reset USI, and This bit will be auto clear to zero.						
[28]	ADC	ADC Software Reset Control Bit 0 = write 0 is no action for ADC Controller 1 = write 1, a reset pulse is generated to reset ADC Controller, and This bit will be auto clear to zero.					
[25]	КРІ	<ul> <li>Keypad Software Reset Control Bit</li> <li>0 = write 0 is no action for Keypad Controller</li> <li>1 = write 1, a reset pulse is generated to reset Keypad Controller, and This bit will be auto clear to zero.</li> </ul>					
[24]	PS2	PS2 Software Reset Control Bit 0 = write 0 is no action for PS2 Controller 1 = write 1, a reset pulse is generated to reset PS2 Controller, and This bit will be auto clear to zero.					
[19]	TIMER	IMERTimer Software Reset Control Bit 0 = write 0 is no action for all of TIMERs and WDT 1 = write 1 , a reset pulse is generated to reset all of TIMERs and WDT, and This bit will be auto clear to zero.					

[18]	PWM	<b>PWM Software Reset Control Bit</b> 0 = write 0 is no action for PWM Controller 1 = write 1 , a reset pulse is generated to reset PWM Controller, and This bit will be auto clear to zero.
[16]	SCH	Smart Card Host Controller Software Reset Control Bit 0 = write 0 is no action for Smart Card Host Controller 1 = write 1, a reset pulse is generated to reset Smart Cart Host Controller, This bit will be auto clear to zero.
[11]	UART	UART Software Reset Control Bit 0 = write 0 is no action for all of UARTs 1 = write 1, a reset pulse is generated to reset all of UARTs, and This bit will be auto clear to zero.
[10]	G2D	<b>2D Graphic Controller Software Reset Control Bit</b> 0 = write 0 is no action for 2D graphic Controller 1 = write 1, a reset pulse is generated to reset 2D Graphic Controller, and This bit will be auto clear to zero.
[9]	USBH	USB Software Reset Control Bit 0 = write 0 is no action for USB Host Controller 1 = write 1, a reset pulse is generated to reset USB Host Controller, and This bit will be auto clear to zero.
[8]	USBD	USB Device Software Reset Control Bit 0 = write 0 is no action for USB Device Controller 1 = write 1, a reset pulse is generated to reset USB Device Controller, and This bit will be auto clear to zero.
[7]	EMC	EMC Software Reset Control Bit 0 = write 0 is no action for EMC Controller 1 = write 1, a reset pulse is generated to reset EMC Controller, and This bit will be auto clear to zero.
[6]	ΑΤΑΡΙ	ATAPI Software Reset Control Bit 0 = write 0 is no action for ATAPI Host Controller 1 = write 1, a reset pulse is generated to reset ATAPI Host Controller, and This bit will be auto clear to zero.
[5]	DMAC	DMAC Software Reset Control Bit 0 = write 0 is no action for DMA Controller 1 = write 1, a reset pulse is generated to reset DMA Controller, and This bit will be auto clear to zero.
[4]	FMI	FMI Software Reset Control Bit 0 = write 0 is no action for FMI Controller 1 = write 1, a reset pulse is generated to reset FMI Controller, and This bit will be auto clear to zero.
[3]	GDMA	GDMA Software Reset Control Bit 0 = write 0 is no action for GDMA Controller 1 = write 1, a reset pulse is generated to reset GDMA Controller, and This bit will be auto clear to zero.



[1]	Audio	Audio Controller Software Reset Control Bit 0 = write 0 is no action for Audio Controller 1 = write 1, a reset pulse is generated to reset Audio Controller, and This bit will be auto clear to zero.
[0]	LCD	LCD Controller Software Reset Control Bit 0 = write 0 is no action for LCD Controller 1 = write 1, a reset pulse is generated to reset LCD Controller, and This bit will be auto clear to zero.





#### Clock Enable 1 Register (CLKEN1)

Register	Address	R/W	Description	Reset Value
CLKEN1	0xB000_0224	R/W	Clock Enable 1 Register	0x0000_0000

						1.500	
31	30	29	28	27	26	25	24
			RES	ERVED	0	24	
23	22	21	20	19	18	17	16
			RES	ERVED		192	2
15	14	13	12	11	10	9	8
			RESI	ERVED		J	30
7	6	5	4	3	2	1	0
		RESERVED			RMH	SD	MS

	Descriptions		
[2]	RMH	<b>RMII Clock Enable Bit</b> 0 = Disable RMII clock 1 = Enable RMII clock	
[1]	SD	<b>SD Clock Enable Bit</b> 0 = Disable SD clock 1 = Enable SD clock	
[0]	MS	MS Clock Enable Bit 0 = Disable MS clock 1 = Enable MS clock	



#### Clock Divider Control 1 Register (CLKDIV1)

Register	Address	R/W	Description	Reset Value
CLKDIV1	0xB000_0228	R/W	Clock Divider Control 1 Register	0x0000_0000

					1111		
31	30	29	28	27	26	25	24
			RESE	RVED	- K		
23	22	21	20	19	18	17	16
			RESE	RVED		TO.	$\sim$
15	14	13	12	11	10	9	8
			SD_	DIV		N.	20
7	6	5	4	3	2	1	0
			MS_	DIV			4

Bits	Descriptions					
[15:8]	SD_DIV	SD divider SD_CLK = Source Clock/(SD_DIV +1) Where Source Clock selection is controlled by MSDSEL of register CLKSEL.				
[7:0]	MS_DIV	DIV MS_CLK = Source Clock/(MS_DIV +1) Where Source Clock selection is controlled by MSDSEL of register CLKSEL.				
ha		where source clock selection is controlled by Hobble of register certoet.				

#### 32-BIT ARM926EJ-S BASED MCU

### 7.4 External Bus Interface

### 7.4.1 Overview

This chip supports External Bus Interface (**EBI**), which controls the access to the external memory (ROM/FLASH, SDRAM) and External I/O devices. The **EBI** has chip select signals to select one ROM/FLASH bank, two SDRAM banks, and five External I/O banks with 25-bit address bus. It supports 8-bit, 16-bit or 32-bit external data bus width for each bank.

The EBI has the following functions :

- SDRAM controller
- EBI control register
- ROM/FLASH interface
- External I/O interface

### 7.4.2 Functional Description

#### 7.4.2.1 SDRAM Controller

The SDRAM controller module contains configuration registers, timing control registers, common control register and other logic to provide 8,16 or 32 bits SDRAM interface with a single 8,16 or 32 bits SDRAM device or two 8-bit devices wired to give a 16-bit data path or two 16-bit devices wired to give a 32-bit data path.

The SDRAM controller has the following features :

- Supports up to 2 external SDRAM devices
- Maximum size of each device is 128M bytes
- 8,16 or 32-bit data interface
- Programmable CAS Latency : 1,2 and 3
- Fixed Burst Length : 1
- Sequential burst type
- Write Burst Length mode is Burst
- Auto Refresh Mode and Self Refresh Mode
- Adjustable Refresh Rate
- Power up sequence



#### 7.4.2.2 SDRAM Components Supported

	тable	SDRAM C	components supporte	ed
Size	Туре	Banks	Row Addressing	Column Addressing
	2Mx8	2	RA0~RA10	CA0~CA8
16M bits	1Mx16	2	RA0~RA10	CA0~CA7
	8Mx8	4	RA0~RA11	CA0~CA8
64M bits	4Mx16	4	RA0~RA11	CA0~CA7
	2Mx32	4	RA0~RA10	CA0~CA7
	16Mx8	4	RA0~RA11	CA0~CA9
128M bits	8Mx16	4	RA0~RA11	CA0~CA8
	4Mx32	4	RA0~RA11	CA0~CA7
	32Mx8	4	RA0~RA12	CA0~CA9
256M bits	16Mx16	4	RA0~RA12	CA0~CA8
	64Mx8	4	RA0~RA12	CA0~CA9,CA11
512M bits	32Mx16	4	RA0~RA12	CA0~CA9

#### 32-BIT ARM926EJ-S BASED MCU

#### 7.4.2.3 AHB Bus Address Mapping to SDRAM Bus

Note: \* indicates the signal is not used; \*\* indicates the signal is fixed at logic 0 and is not used; The HADDR prefixes have been omitted on the following tables.

MA14 ~ MA0 are the Address pins of the EBI interface;

MA14 and MA13 are also the bank selected signals of SDRAM.

#### SDRAM Data Bus Width: 32-bit

A1  13  3  13  3  13  3  13  3  13  3  13  3	14       4       14       4       14       4       14       4       14       4       14       4       14       4       14       4       14       4       14       4       14	MA3 15 5 15 5 15 5 15 5 15 5 15 5 15 5 15	MA4 16 6 16 6 16 6 16 6 16 6 16 6 16 6 16 6 16 1	MA5 17 7 17 7 17 7 17 7 17	MA6 18 8 18 8 18 8 18 8	MA7 19 9 19	MA8 20	MA9 21	MA10	MA11	MA12	MA13	MA14				
3   13   13   13   13   13   13   13	4       14       4       14       4       14       4       14       4       14       4       14       4       14       4	5 15 5 15 5 15 5 5 15 5 15	6 16 16 6 16	7 17 7 17 7	8 18 8 18	9		21			-	(BS0)	(BS1)	R/C	RxC	Туре	Total
13       3       13       3       13       3       13       3       13       13       3       13       3       13       3       13       3       13	14       4       14       4       14       4       14       4       14       4       14       4       14	15 5 15 5 15 5 5 15	16 6 16 6 16	17 7 17 7	18 8 18	-			22	11*	**	11	**	R	11x9	2Mx8	16M
3   13   13   13   13   13   13   13	4 14 4 14 4 14 14 14 4	5 15 5 15 5 15 15	6 16 6 16	7 17 7	8 18	19	10	25*	AP	11*	**	11	**	С			
1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3	14       4       14       4       14       4       14       4       14	15 5 15 5 15	16 6 16	17 7	18	-	20	21	11	10*	**	10	**	R	11x8	1Mx16	16M
3   13   13   13   13   3   3	4 14 4 14 4 4	5 15 5 15	6 16	7		9	10*	25*	AP	10*	**	10	**	С			
1.3 3 3 3 1.3 3 1.3 1 3 3	14       4       14       4       4	15 5 15	16			19	20	21	22	23	11*	12	11	R	12x9	8Mx8	64M
3   1.3   3   1.3   3	4 14 4	5 15		1/		9	10	25*	AP	23*	11* 11*	12	11	C	12,40	41416	C AM
13 3 13 3	14 4	15	0	7	18 8	19 9	20 24*	21 25*	22 AP	23 23*	11*	10 10	11 11	R C	12x8	4Mx16	64M
3 L3 3	4		16	17	18	19	24	21	22	23*	11*	10	11	R	11x8	2Mx32	64M
L3 3		5	6	7	8	9	24*	25*	AP	23*	11*	10	11	С	11/0	2117.52	0111
3		15	16	17	18	19	20	21	22	23	11*	12	11	R	12x10	16Mx8	128M*
12	4	5	6	7	8	9	10	25	AP	23*	11*	12	11	С			
L3	14	15	16	17	18	19	20	21	22	23	11*	12	11	R	12x9	8Mx16	128M
3	4	5	6	7	8	9	10	25*	AP	23*	11*	12	11	С			
L3	14	15	16	17	18	19	20	21	22	23	11*	10	11	R	12x8	4Mx32	128M
3	4	5	6	7	8	9	10*	25*	AP	23*	11*	10	11	С			
L3	14	15	16	17	18	19	20	21	22	23	24	12	11	R	13x10	32Mx8	256M*
3	4	5	6	7	8	9	10	26	AP	23*	24*	12	11	С			
13	14	15	16	17	18	19	20	21	22	23	24	12	11	R	13x9	16Mx16	256M*
3	4	5	6	7	8	9	10	26*	AP	23*	24*	12	11	С			de.
13	14	15	16	17	18	19	20	21	22	23	24	12	11	R	13x11	64Mx8	512M*
3		5	6	7	8	9	10	26	AP	27	24*						
13			16	17 7	18	19	20			27	24**	12	11	С		1.00	
3	4	5	6		8	9	10	21 26	22 AP	23 23*	24 24 24*	12 12 12	11 11 11	C R C	13x10	32Mx16	512M*
3 13 13 13 13	4 14 14 14 14 14 14 14 14 14 14 14 14 14	5 15 5 15 5 15 15	6 16 6 16 6 16 6	7 17 7 17 7 17 7 7 17 7 17	8 18 8 18 8 18 8 8	9 19 9 19 9 19	10* 20 10 20 10 20	25* 21 26 21 26* 21 26 21 26	AP 22 AP 22 AP 22 22	23* 23 23* 23 23* 23* 23*	11* 24 24* 24 24* 24* 24* 24	10 12 12 12 12 12 12 12	11 11 11 11 11	C R C R C R	13x10 13x9	32Mx8 6Mx16	1



JURA	in Data	a bus	VVIC	iun: i	0-01					10 A C								
Total	Туре	RxC	R∕ C	MA14 (BS1)	MA13 (BS0)	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
16M	2Mx8	11x9	R	**	10	**	10*	21	20	19	18	17	16	15	14	13	12	11
			С	* *	10	**	10*	AP	24*	9	8	7	6	5	4	3	2	1
16M	1Mx16	11x8	R	**	9	**	9*	10	20	19	18	17	16	15	14	13	12	11
			С	* *	9	**	9*	AP	24*	9*	8	7	6	5	4	3	2	1
64M	8Mx8	12x9	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12	23
			С	10	11	10*	22*	AP	24*	9	8	7	6	5	4	3	2	1
64M	4Mx16	12x8	R	10	9	10*	22	21	20	19	18	17	16	15	14	13	12	11
			С	10	9	10*	22*	AP	24*	23*	8	7	6	5	4	3	2	1
64M	2Mx32	11x8	R	10	9	10*	22*	21	20	19	18	17	16	15	14	13	12	11
			С	10	9	10*	22*	AP	24*	23*	8	7	6	5	4	3	2	1
128M	16Mx8	12x10	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12	23
			С	10	11	10*	22*	AP	24	9	8	7	6	5	4	3	2	1
128M	8Mx16	12x9	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12	23
			С	10	11	10*	22*	AP	24*	9	8	7	6	5	4	3	2	1
128M	4Mx32	12x8	R	10	9	10*	22	21	20	19	18	17	16	15	14	13	12	11
			С	10	9	10*	22*	AP	24*	9*	8	7	6	5	4	3	2	1
256M*	32Mx8	13x10	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	22*	AP	25	9	8	7	6	5	4	3	2	1
256M	16Mx16	13x9	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	22*	AP	25*	9	8	7	6	5	4	3	2	1
512M	64Mx8	13x11	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	26	AP	25	9	8	7	6	5	4	3	2	1
512M	32Mx16	13x10	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	22*	AP	25	9	8	7	6	5	4	3	2	1

#### SDRAM Data Bus Width: 16-bit

Publication Release Date: Jun. 18, 2010 Revision: A4

MA1

MA0



#### 32-BIT ARM926EJ-S BASED MCU

#### MA13 MA14 R/C MA12 MA10 MA9 Total Туре RxC MA11 MA8 MA7 MA6 MA5 MA4 MA3 MA2 (BS1) (BS0) \* \* \*\* 16M 2Mx8 11x9 R 9\* С \*\* \* \* 9\* AP 23\* \*\* \*\* 16M 1Mx16 11x8 R 8\* \* \* \* \* С 23\* 8\* 8\* AP 64M 8Mx8 12x9 R 9\* С 9\* 21\* AP 23\* 64M 4Mx16 R 12x8 9\* С 9\* 21\* AP 23\* 22\* 64M 2Mx32 11x8 R 9\* 21\* С 9\* 21\* AP 23\* 22\* 128M 16Mx8 12x10 R 9\* С 21\* 9\* AP 128M 8Mx16 12x9 R 9\* С AP 23\* 9\* 21\* 128M 4Mx32 R 12x8 9\* С 9\* 23\* 21\* AP 8\* 256M 32Mx8 13x10 R С 22\* 21\* AP R 256M 16Mx16 13x9 С 22\* 21\* AP 24\* 512M 64Mx8 13x11 R С 22\* AP з 512M 32Mx16 13x10 R С 22\* 21\* AP

#### SDRAM Data Bus Width: 8-bit

Publication Release Date: Jun. 18, 2010 Revision: A4

#### 32-BIT ARM926EJ-S BASED MCU

#### 7.4.2.4 SDRAM Power-Up Sequence

The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. This chip supports the function of Power-Up Sequence, that is, after system power on, the SDRAM Controller automatically executes the commands needed for Power-Up sequence and set the mode register of each bank to default value. The default value is :

- Burst Length = 1
- Burst Type = Sequential (fixed)
- CAS Latency = 2
- Write Burst Length = Burst (fixed)

The value of mode register can be changed after power up sequence by setting the value of corresponding bank's configuration register "LENGTH" and "LATENCY" bits and set the MRSET bit enable to execute the Mode Register Set command.

Register	Offset	R/W	Description	Reset Value
(EBI_BA=0)	xB000_1000)			
EBICON	0xB000_1000	R/W	EBI control register	0x0001_0001
ROMCON	0xB000_1004	R/W	ROM/FLASH control register	0x0000_0FFX
<b>SDCONFO</b>	0xB000_1008	R/W	SDRAM bank 0 configuration register	0x0000_0800
SDCONF1	0xB000_100C	R/W	SDRAM bank 1 configuration register	0x0000_0800
SDTIMEO	0xB000_1010	R/W	SDRAM bank 0 timing control register	0x0000_0000
SDTIME1	0xB000_1014	R/W	SDRAM bank 1 timing control register	0x0000_0000
EXTOCON	0xB000_1018	R/W	External I/O 0 control register	0x0000_0000
EXT1CON	0xB000_101C	R/W	External I/O 1 control register	0x0000_0000
EXT2CON	0xB000_1020	R/W	External I/O 2 control register	0x0000_0000
EXT3CON	0xB000_1024	R/W	External I/O 3 control register	0x0000_0000
EXT4CON	0xB000_1028	R/W	External I/O 4 control register	0x0000_0000
CKSKEW	0xB000_102C	R/W	Clock skew control register	0xXXXX_0048
			Publication Rele	ease Date: Jun. 18, 201

#### 7.4.3 EBI Register Mapping



5

m.

## 7.4.4 EBI Register Details

#### **EBI Control Register (EBICON)**

Register	Address	R/W	Description	Reset Value
EBICON	0xB000_1000	R/W	EBI Control Register	0x0001_0001

23         22         21         20         19         18         17         16           Reserved         REFEN         REFMOD         CLKEN           15         14         13         12         11         10         9         8           REFRAT           7         6         5         4         3         2         1         0								
23         22         21         20         19         18         17         16           Reserved         REFEN         REFMOD         CLKEN           15         14         13         12         11         10         9         8           REFRAT           7         6         5         4         3         2         1         0	31	30	29	28	27	26	25	24
Reserved         REFEN         REFMOD         CLKEN           15         14         13         12         11         10         9         8           REFRAT           7         6         5         4         3         2         1         0		RESERVED	)	EXBE4	EXBE3	EXBE2	EXBE1	EXBEO
15         14         13         12         11         10         9         8           REFRAT           7         6         5         4         3         2         1         0	23	22	21	20	19	18	17	16
REFRAT         7         6         5         4         3         2         1         0			Reserved			REFEN	REFMOD	CLKEN
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8
				REFI	RAT		62	01
REFRAT WAITVT LITTLE	7	6	5	4	3	2	1	0
			REFRAT			WA	ITVT	LITTLE

Bits	Description	IS
		EXBE4: External IO Bank 4 Byte Enable
[28]	EXBE4	0: nWBE[3:0] pin is byte write strobe signal
[20]		1: nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM
		EXBE3: External IO Bank 3 Byte Enable
[27]	EXBE3	0: nWBE[3:0] pin is byte write strobe signal
[2,]	5	1: nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM
		EXBE2: External IO Bank 2 Byte Enable
[26]	EXBE2	0: nWBE[3:0] pin is byte write strobe signal
[20]	an a	1: nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM
	CS/P	EXBE1: External IO Bank 1 Byte Enable
[25]	EXBE1	0: nWBE[3:0] pin is byte write strobe signal
[23]	Sk.	1: nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM
	19	EXBE0: External IO Bank 0 Byte Enable
[24]	EXBEO	0: nWBE[3:0] pin is byte write strobe signal
ני בן		1: nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM

bank0 & bank1 o SDRAM. The refresh rate is bank DRAM bank
rol signal
value fMCLK s an auto refresh cycle for every bits when the <b>REFEN</b> bit of each
next "nth" <b>MCLK</b> rising edge after s determine the n.



#### ROM/Flash Control Register (ROMCON)


Register	Address	R/W	Description	Reset Value
ROMCON	0xB000_1004	R/W	ROM/FLASH Control Register	0x0000_0FFX

					10 C 20		
31	30	29	28	27	26	25	24
			BAS	ADDR	YOL VS	2	
23	22	21	20	19	18	17	16
		BASADDR			-02	SIZE	
15	14	13	12	11	10	9	8
SIZE		Reserved			tF	PA	8
7	6	5	4	3	2	1	0
	tA	CC		BTS	IZE	PGN	IODE
							1110

Bits	Descriptions						
[31:19]	BASADDR	The star base add	t address dress po	s is calcula	ther with th	Bank /Flash bank base pointer << e "SIZE" bits constitutes the	
		Size of I	ROM/FL	ASH Mem	ory		
			SIZE	[18:15]		Byte	
		0	0	0	0	256K	
		0	0	1	0	512K	
		0	1	0	0	1M	
		0	1	1	0	2M	
		1	0	0	0	4M	
	0.75	1	0	1	0	8M	
[18:15]	SIZE	1	1	0	0	16M	
	76.	1	1	1	0	32M	
	N. S.	0	0	0	1	64M	
	Q. 44	0	0	1	1	128M	
		0	1	0	1	256M*	
	Sh (	Sec.	C	Others	•	Reserved	
	No.	*256M-	Byte set	ting is only	/ for 8-bit ar	nd 16-bit width ROM	
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	2.0.	S				
		O.S. C.	000	81	Ρ	ublication Release Date: Jun. Rev	18, 201 /ision: A



			tPA[	11:8]	n	MCLK		tPA[	11:8]		MCL
		0	0	0	0	1	1	0	0	0	10
		0	0	0	1	2	1	0	0	1	12
[11:8]	tPA	0	0	1	0	3	1	0	1	0	14
[]		0	0	1	1	4	1	0	1	1	16
		0	1	0	0	5	1	1	0	0	18
		0	1	0	1 0	6		1	0	1	20
		0	1	1	1	8	10		1	0	22
			Cycle	_	-	0	-	12 1	20	-	
				C[7:4]		MCLK		tAC	C[7:4]		MCLK
		0	0	0	0	3	1	0	0	0	10
		0	0	0	1	3	1	0	0	1	12
7.47		0	0	1	0	3	1	0	10	0	14
[7:4]	tACC	0	0	1	1	4	1	0	1	1	16
		0	1	0	0	5	1	1	0	0	18
		0	1	0	1	6	1	1	0	an	20
		0	1	1	0	7	1	1	1	0	22
		0	1	1	1	8	1	1	1	1	24
		This RC its star	t addres	bank is s. The	desigi extern	ned for a al data b	ous wid				
[3:2]	BTSIZE	This RC its star setting	0M/Flash t addres when bo BTSIZE	bank is ss. The poting fro	desigi extern	ned for a	ous wid		etermine i <b>dth</b> t it it		
[3:2]	BTSIZE	This RC its star setting 0 0 1 1	0M/Flash t addres when bo BTSIZE	bank is ss. The poting fro [3:2] 0 1 0 1	extern	ned for a al data b	ous wid	Ith is de Bus Wi 8-bi 16-b 32-b	etermine i <b>dth</b> t it it		
[3:2]	BTSIZE	This RC its star setting 0 0 1 1 1 Page M	0M/Flash t addres when bo BTSIZE	bank is ss. The poting fro [3:2] 0 1 0 1 0 1	extern	ned for a al data b	ous wid	Ith is de Bus Wi 8-bi 16-b 32-b	etermine idth t it it /ED		
State State	No. an	This RC its star setting 0 0 1 1 1 Page M	M/Flash t addres when bo BTSIZE	bank is ss. The poting fro [3:2] 0 1 0 1 0 1	extern	ned for a al data b	ous wid	Ith is de Bus Wi 8-bi 16-b 32-b RESER\	etermine idth t it it /ED e		
	BTSIZE	This RC its star setting 0 0 1 1 1 Page M	M/Flash t addres when bc BTSIZE	bank is ss. The poting fro [3:2] 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	extern	ned for a al data b	ous wid	Ith is de Bus Wi 8-bi 16-b 32-b RESERV Mod	etermine idth t it /ED e ROM		
[3:2]	No. an	This RC its star setting 0 0 1 1 Page M Po 0	M/Flash t addres when bc BTSIZE	bank is ss. The poting fro [3:2] 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0	extern	ned for a al data b	ous wid	Ith is de Bus Wi 8-bi 16-b 32-b RESER Mod Normal	etermine idth t it it /ED e ROM page		





#### SDRAM Configuration Register (SDCONF0/1)

The configuration registers enable software to set a number of operating parameters for the SDRAM controller. There are two configuration registers SDCONF0 or SDCONF1 for SDRAM bank 0 or bank 1 respectively. Each bank can have a different configuration.

Register	Address	R/W	Description	Reset Value
SDCONF0	0xB000_1008	R/W	SDRAM Bank 0 Configuration Register	0x0000_0800
SDCONF1	0xB000_100C	R/W	SDRAM Bank 1 Configuration Register	0x0000_0800

						N/ 6		
31	30	29	28	27	26	25	24	
			BASA	DDR	0	A 16		
23	22	21	20	19	18	17	16	
		BASADDR		RESERVED				
15	14	13	12	11	10	9	8	
MRSET	RESERVED	AUTOPR	LATE	INCY	RESERVED			
7	6	5	4	3	2	1	0	
СОМРВК	DBWD		COL	UMN	SIZE			

Bits	Descriptions								
[31:19]	BASADDR	The start as SDRAM bas	ddress is ca		nk 0/1 base pointer << 18. The " <b>SIZE</b> " bits constitutes the				
[15]	MRSET		•	r Set Command for S mode register set com					
[13]	AUTOPR	Enable the a 0 = Auto pr	Auto Pre-charge Mode of SDRAM for SDRAM Bank 0/1 Enable the auto pre-charge function of external SDRAM bank 0/1 0 = Auto pre-charge 1 = No auto pre-charge						
×	九	Defines the	atency of S CAS latency	ink 0/1					
	are D		′ [12:11]	MCLK					
[12:11]	LATENCY	0	0	1					
	C 2	0	1	2					
	Sp	1	0	3					
	TS /S	161	1	REVERSED					
			700	Public 84	ation Release Date: Jun. 18, 201 Revision: A				



	СОМРВК	0	ank 0/ = 2 b = 4 b	anks		The second	
		In If	dicate	es the D = 0	e externa	r SDRAM Bank 0/1 al data bus width connect wi assigned SDRAM access signa	
			DBV	VD [	6:5]	Bits	200
[6:5]	DBWD		0		0	Bank disable	C M
			0		1	8-bit (byte)	120
			1		0	16-bit (half-word)	VA DA
			1		1	32-bit (word)	90° 6
						Address bits in SDRAM E r of column address bits in e	
			COLUMN [4:3]			Bits	12
[4:3]	COLUMN		0		0	8	
[ 113 ]			0		1	9	
			1		0	10	
			1		1	11	
					RAM Bar	<b>τκ Ο/1</b> γ size of external SDRAM ba	ank 0/1
					2:0]	Size of SDRAM (Byte)	
			0	0	0	Bank disable	
			0	0	1	2M	
			0	1	0	4M	
(2:01	SIZE				1	OM	1
[2:0]	SIZE		0	1		8M	
[2:0]	SIZE		0	0	0	16M	
[2:0]	SIZE		_				-
[2:0]	SIZE	2	1	0	0	16M	



#### SDRAM Timing Control Register (SDTIME0/1)


Register	Address	R/W	Description	Reset Value
SDTIME0	0xB000_1010	R/W	SDRAM bank 0 timing control register	0x0000_0000
SDTIME1	0xB000_1014	R/W	SDRAM bank 1 timing control register	0x0000_0000

					S 23		
31	30	29	28	27	26	25	24
			Rese	erved	ma	5	
23	22	21	20	19	18	17	16
			Rese	erved	-20	Sh.	
15	14	13	12	11	10	9	8
		Reserved				tRCD	0)~
7	6	5	4	3	2	1	0
tR	DL		tRP			tRAS	K C

Bits	Description		l Bank	0/1 /	RAS to /CAS Delay	- 12			
			D [10		MCLK				
		0	0	0	1	1			
		0	0	1	2				
		0	1	0	3	_			
10:8]	tRCD	0	1	1	4				
		1	0	0	5				
	By .	1	0	1	6				
		1	1	0	7				
		1	1	1	8				
12	N Stor	SDRAM Bank 0/1, Last Data in to Pre-charge Command							
	NY NY	tR	DL [7:	6]	MCLK				
[7.6]		0		0	1				
[7:6]	tRDL	0		1	2				
- M. C.	° On			0	3				
	570	1		1	4				

		SDRAN	/I Bank	0/1, R	low Pre-charge Time	
		t	RP [5:3	3]	MCLK	
		0	0	0	1	
		0	0	1	2	
		0	1	0	3	
[5:3]	tRP	0	1	1	4	Q
		1	0	0	5	<u>.</u>
		1	0	1	6	S.C.
		1	1	0	7	AB
		1	1	1	8	20.
		SDRAN	/I Bank	0/1, R	ow Active Time	
		tR	AS [2:	0]	MCLK	SA O
		0	0	0	1	43 D
		0	0	1	2	"OB"
		0	1	0	3	
[2:0]	tRAS	0	1	1	4	
		1	0	0	5	
		1	0	1	6	
		1	1	0	7	
		1	1	1	8	







#### External I/O Control Registers (EXTOCON – EXT4CON)

Register	Address	R/W	Description	Reset Value
EXT0CON	0xB000_1018	R/W	External I/O 0 control register	0x0000_0000
EXT1CON	0xB000_101C	R/W	External I/O 1 control register	0x0000_0000
EXT2CON	0xB000_1020	R/W	External I/O 2 control register	0x0000_0000
EXT3CON	0xB000_1024	R/W	External I/O 3 control register	0x0000_0000
EXT4CON	0xB000_1028	R/W	External I/O 4 control register	0x0000_0000
			(a)	(D)

31	30	29	28	27	26	25	24	
			BASA	DDR		(O)	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
23	22	21	20	19	18	17	16	
		BASADDR	SIZE					
15	14	13	12	11	10	9	8	
ADRS		tA	CC		tCOH			
7	6	5	4	3	2	1	0	
	tACS			tCOS	DBWD			

Bits	Descriptions									
[31:19]	BASADDR	The sta pointer	rt addr << 18	ess of e B. Each	external I/O bank l	Bank 0~4 ank is calculated as "BASADDR" base base address pointer together with the range of each external I/O bank.				
1352		The Siz	The Size of the External I/O Bank 0~4							
100		SIZ	E [18:	16]	Byte					
n s		0	0	0	256K					
	2	0	0	1	512K					
	流	0	1	0	1M					
[18:16]	SIZE	0	1	1	2M					
22	20, 22	1	0	0	4M					
	00.0	1	0	1	8M					
	Solo (	1	1	0	16M					
	80	11	1	1	32M					
	69	0.0	Yan			-				
[15]	ADRS		DRS is	s set, EE	ent for External I BI bus is alignment t	<b>/O Bank 0~4</b> to byte address format, and ignores				



		Access	Cycles	(nOE	or nS	WE active t	ime)f	or Exte	ernal I /	O Ban	k 0∼4
			-	[14:11]	In	MCLK			14:11]		MCLK
		0	0	0	0	Reversed	1	0	0	0	9
		0	0	0	1	1	S 1	0	0	1	11
[14:11]	tACC	0	0	1	0	2	1	0	1	0	13
		0	0	1	1	3	1	0	1	1	15
		0	1	0	0	4	1	1	0	0	17
		0	1	0	1	5	1	1	0	1	19
		0	1 1	1	0	6	1	1	1	0	21 23
				_				10	0.0	_	
						ne on nOE o	or nwi 1	BE for E	xterna	11/01	sank 0~
			DH [10			MCLK	-				
		0	0	0		0					
		0	0	1	1						
		0	1	0	2						
[10:8]	tCOH	0	1	1	3		-				
		1 0 0		0		4					
	1	0	1	5		-					
	1	1	0		6						
		1	1	1		7	-				
		Addres	s Set-u	up Befor	re nEC	CS for Exter	nal I/	0 bank	0~4		
			CS [7:			MCLK					
		0	0	0		0					
		0	0	1		1	_				
		0	1	0		2					
[7:5]	tACS	0	1	1		3					
	- Ale	1	0	0		4					
	XX.	1	0	1		5	_				
	So the	1	1	0		6					
		1	1	1		7					

		When th	ne bank	is con		<b>nWBE for External I/O Bank 0~4</b> o its bank stretches chip selection time
			OS [4:2		MCLK	0
		0	0	0	0	
		0	0	1	1	C Also
[4:2]	tCOS	0	1	0	2	S. P.S.
		0	1	1	3	Con Do
		1	0	0	4	Sh On
		1	0	1	5	000
		1	1	0	6	32 01
		1	1	1	7	20.00
		Progra	mmable	e Data	a Bus Width for Ex	ternal I/O Bank 0~4
		DBW	D [1:0]	W	idth of Data Bus	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
		0	0		Disable bus	15
[1:0]	DBWD	0	1		8-bit	
		1	0		16-bit	
		1	1		32-bit	







Fig. External I/O Write operation timing



#### Fig. External I/O Read operation timing

### 32-BIT ARM926EJ-S BASED MCU

#### Clock Skew Control Register (CKSKEW)

Register	Address	R/W	Description	Reset Value
CKSKEW	0xB000_102C	R/W	Clock Skew Control Register	0xXXXX_0048

31	30	29	28	27	26	25	24		
			Rese	rved		<u></u>			
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved	1				
7	6	5	4	3	2	1	0		
	DLH_CL	K_SKEW			MCLK	_O_D	(0)		

Bits	Descriptions										
		Data	Data Latch Clock Skew Adjustment								
		DLF	I_CLK	_SKEW	[7:4]	Gate Delay	DLł	H_CLK	_SKEW	/[7:4]	Gate Delay
		0	0	0	0	P-0	1	0	0	0	N-0
		0	0	0	1	P-1	1	0	0	1	N-1
		0	0	1	0	P-2	1	0	1	0	N-2
		0	0	1	1	P-3	1	0	1	1	N-3
[7:4] DLH_CLK_Sk	DLH_CLK_SKEW	0	1	0	0	P-4	1	1	0	0	N-4
		0	1	0	1	P-5	1	1	0	1	N-5
		0	1	1	0	P-6	1	1	1	0	N-6
		0	1	1	1	P-7	1	1	1	1	N-7
参			N-x m	e edge; eans Da /e edge	ta latcl	ned Clock	shift ")	K" gate	s delay	s by ref	er MCLKC
23		MCLK	Outpu	ut Dela	y Adju	stment					
	*			_D [3:		Gate Delay	M	CLK_O	_D [3:	0]	Gate Delay
		0	0	0	0	P-0	1	0	0	0	N-0
	102 Jan	0	0	0	1	P-1	1	0	0	1	N-1
	Car + -	0	0	1	0	P-2	1	0	1	0	N-2
	- march	0	0	1	1	P-3	1	0	1	1	N-3
[3:0]	MCLK_O_D	0	1	0	0	P-4	1	1	0	0	N-4
	80 0	0	1	0	1	P-5	1	1	0	1	N-5
	VAI	0	1	1	0	P-6	1	1	1	0	N-6
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0	1	1	1	P-7	1	1	1	1	N-7
	ŶĢ	Note: P-x means MCLKO shift "X" gates delay by refer HCLK positive edge; N-x means MCLKO shift "X" gates delay by refer HCLK negative edge. MCLK is the output pin of MCLKO, which is an internal signal on chip.									

### 32-BIT ARM926EJ-S BASED MCU

### 7.5 Ethernet MAC Controller

#### Overview

This chip provides an Ethernet MAC Controller (EMC) for WAN/LAN application. This EMC has its DMA controller, transmit FIFO, and receive FIFO.

The Ethernet MAC controller consists of IEEE 802.3/Ethernet protocol engine with internal CAM function for Ethernet MAC address recognition, Transmit-FIFO, Receive-FIFO, TX/RX state machine controller and status controller. The EMC only supports RMII (Reduced MII) interface to connect with PHY operating on 50MHz REF\_CLK.

#### Features

- Supports IEEE Std. 802.3 CSMA/CD protocol.
- Supports both half and full duplex for 10M/100M bps operation.
- Supports RMII interface.
- Supports MII Management function.
- Supports pause and remote pause function for flow control.
- Supports long frame (more than 1518 bytes) and short frame (less than 64 bytes) reception.
- Supports 16 entries CAM function for Ethernet MAC address recognition.
- Supports internal loop back mode for diagnostic.
- Supports 256 bytes embedded transmit and receive FIFO.
- Supports DMA function.



#### 32-BIT ARM926EJ-S BASED MCU

#### **EMC Descriptors**

A link-list data structure named as descriptor is used to keep the control, status and data information of each frame. Through the descriptor, CPU and EMC exchange the information for frame reception and transmission.

Two different descriptors are defined in NUC910ABN. One named as Rx descriptor for frame reception and the other names as Tx descriptor for frame transmission. Each Rx descriptor consists of four words. There is much information kept in the descriptors and details are described as below.

#### 7.5.1.1 Rx Buffer Descriptor

332	- 1	1		
109	E E	5	and to	0
0	Rx Status	Receiv	ve Byte Count	
	Receive Buffer Sta	arting Address		BO
	Res	erved	and to	
	Next Rx Descript	or Starting Address	1 (20)	20

31	30	29	28	27	26	25	24			
Ow	ner		Reserved							
23	22	21	20	19	18	17	16			
Reserved	RP	ALIE	RXGD	PTLE	Reserved	CRCE	RXINTR			
15	14	13	12	11	10	9	8			
			RI	3C						
7	6	5	4	3	2	1	0			
	RBC									



Bits	Descriptions	
[31:30]	Owner	<ul> <li>Ownership</li> <li>The ownership field defines which one, the CPU or EMC, is the owner of each Rx descriptor. Only the owner has right to modify the Rx descriptor and the others can read the Rx descriptor only.</li> <li>00: The owner is CPU</li> <li>01: Undefined</li> <li>10: The owner is EMC</li> <li>11: Undefined</li> <li>If the O=2'b10 indicates the EMC RxDMA is the owner of Rx descriptor and the Rx descriptor is available for frame reception. After the frame reception completed, if the frame needed NAT translation, EMC RxDMA modify ownership field to 2'b11. Otherwise, the ownership field will be modified to 2'b00.</li> <li>If the O=2'b00 indicates the CPU is the owner of Rx descriptor. After the CPU completes processing the frame, it modifies the ownership field to 2'b10 and releases the Rx descriptor to EMC RxDMA.</li> </ul>
[29:23]	Rx Status	<b>Receive Status</b> This field keeps the status for frame reception. All status bits are updated by EMC. In the receive status, bits 29 to 23 are undefined and reserved for the future.
[22]	RP	Runt Packet The RP indicates the frame stored in the data buffer pointed by Rx descriptor is a short frame (frame length is less than 64 bytes). 1'b0: The frame is not a short frame. 1'b1: The frame is a short frame.
[21]	ALIE	Alignment Error The ALIE indicates the frame stored in the data buffer pointed by Rx descriptor is not a multiple of byte. 1'b0: The frame is a multiple of byte. 1'b1: The frame is not a multiple of byte.
[20]	RXGD	Frame Reception Complete The RXGD indicates the frame reception has completed and stored in the data buffer pointed by Rx descriptor. 1'b0: The frame reception not complete yet. 1'b1: The frame reception completed.
[19]	PTLE	Packet Too Long The PTLE indicates the frame stored in the data buffer pointed by Rx descriptor is a long frame (frame length is greater than 1518 bytes). 1'b0: The frame is not a long frame. 1'b1: The frame is a long frame.



[17]	CRCE	<b>CRC Error</b> The CRCE indicates the frame stored in the data buffer pointed by Rx descriptor incurred CRC error. 1'b0: The frame doesn't incur CRC error. 1'b1: The frame incurred CRC error.
[16]	RXINTR	Receive Interrupt The RXINTR indicates the frame stored in the data buffer pointed by Rx descriptor caused an interrupt condition. 1'b0: The frame doesn't cause an interrupt. 1'b1: The frame caused an interrupt.
[15:0]	RBC	<b>Receive Byte Count</b> The RBC indicates the byte count of the frame stored in the data buffer pointed by Rx descriptor. The four bytes CRC field is also included in the receive byte count. But if the SPCRC of register MCMDR is enabled, the four bytes CRC field will be excluded from the receive byte count.

30	29	28	27	26	25	24			
RXBSA									
22	21	20	19	18	17	16			
RXBSA									
14	13	12	11	10	9	8			
		RXI	BSA						
6	5	4	3	2	1	0			
	RXE	BSA			В	0			
	22 14	22 21 14 13 6 5	RXI 22 21 20 RXI 14 13 12 RXI	RXBSA       22     21     20     19       RXBSA       14     13     12     11       RXBSA       6     5     4     3	RXBSA         22       21       20       19       18         RXBSA         14       13       12       11       10         RXBSA         6       5       4       3       2	RXBSA         22       21       20       19       18       17         RXBSA         14       13       12       11       10       9         RXBSA         6       5       4       3       2       1			

Bits	Descriptions	
[31:2]	RXBSA	<b>Receive Buffer Starting Address</b> The RXBSA indicates the starting address of the receive frame buffer. The RXBSA is used to be the bit 31 to 2 of memory address. In other words, the starting address of the receive frame buffer always located at word boundary.
[1:0]	во	Byte Offset The BO indicates the byte offset from RXBSA where the received frame begins to store. If the BO is 2'b01, the starting address where the received frame begins to store is RXBSA+2'b01, and so on.
[1:0]	во	The BO indicates the byte offset from RXBSA where the received fra begins to store. If the BO is 2'b01, the starting address where
		Publication Release Date: Jun. 18, 20 97 Revision:



#### **Rx Descriptor Word 2**

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
			Rese	rved	- W				
15	14	13	12	11	10	9	8		
			Rese	rved	YOUN				
7	6	5	4	3	2	1	0		
	Reserved								

The Rx descriptor word 2 keeps obsolete information for MAC translation. Therefore, these information bits are undefined and should be ignored.

							V. DC. V		
31	30	29	28	27	26	25	24		
NRXDSA									
23	22	21	20	19	18	17	16		
	NRXDSA								
15	14	13	12	11	10	9	8		
			NRX	DSA					
7	6	5	4	3	2	1	0		
	NRXDSA								
			NRX	DSA					

Bits	Descriptions	
[31:0]	NRXDSA	<b>Next Rx Descriptor Starting Address</b> The Rx descriptor is a link-list data structure. Consequently, NRXDSA is used to keep the starting address of the next Rx descriptor. The bits [1:0] will be ignored by EMC. So, all Rx descriptor must locate at word boundary memory address.
X	A A	
		Publication Release Date: Jun. 18, 2010 98 Revision: A4



### 7.5.1.2 Tx Buffer Descriptor

3 3		1/12			
1 0		6 5	3	2	10
0 Reserved				I	СР
	Transmit Buffer	Starting Address			BO
T	x Status	Transmit B	Syte Count		
	Next Tx Descrip	otor Starting Address			
	•				

31	30	29	28	27	26	25	24
Owner				Reserved		621	$\mathcal{O}(\mathcal{O})$
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			Rese	erved			Mrsh 1
7	6	5	4	3	2	1	0
Reserved IntE						CRCApp	PadEn

Bits	Descriptions	
[31]	Owner	Ownership The ownership field defines which one, the CPU or EMC, is the owner of each Tx descriptor. Only the owner has right to modify the Tx descriptor and the other can read the Tx descriptor only. 0: The owner is CPU 1: The owner is EMC If the O=1'b1 indicates the EMC TxDMA is the owner of Tx descriptor and the Tx descriptor is available for frame transmission. After the frame transmission completed, EMC TxDMA modify ownership field to 1'b0 and return the ownership of Tx descriptor to CPU. If the O=1'b0 indicates the CPU is the owner of Tx descriptor. After the CPU prepares new frame to wait transmission, it modifies the ownership field to 1'b1 and releases the Tx descriptor to EMC TxDMA.
[2]	IntEn	<b>Transmit Interrupt Enable</b> The IntEn controls the interrupt trigger circuit after the frame transmission completed. If the IntEn is enabled, the EMC will trigger interrupt after frame transmission completed. Otherwise, the interrupt doesn't be triggered. 1'b0: Frame transmission interrupt is masked. 1'b1: Frame transmission interrupt is enabled.



[1]	CRCApp	CRC Append The CRCApp control the CRC append during frame transmission. If CRCApp is enabled, the 4-bytes CRC checksum will be appended to frame at the end of frame transmission. 1'b0: 4-bytes CRC appending is disabled. 1'b1: 4-bytes CRC appending is enabled.			
[0]	PadEN	Padding EnableThe PadEN control the PAD bits appending while the length of transmission frame is less than 60 bytes. If PadEN is enabled, EMC does the padding automatically. 1'b0: PAD bits appending is disabled. 1'b1: PAD bits appending is enabled.			

31	30	29	28	27	26	25	24	
	TXBSA							
23	22	21	20	19	18	17	16	
	TXBSA							
15	14	13	12	11	10	9	8	
	TXBSA							
7	6	5	4	3	2	1	0	
	TXBSA						0	

Bits	Descriptions	Descriptions						
[31:2]	TXBSA	<b>Transmit Buffer Starting Address</b> The TXBSA indicates the starting address of the transmit frame buffer. The TXBSA is used to be the bit 31 to 2 of memory address. In other words, the starting address of the transmit frame buffer always located at word boundary.						
[1:0]	BO Byte Offset The BO indicates the byte offset from TXBSA where the transmit frame begins to read. If the BO is 2'b01, the starting address where the transmit frame begins to read is TXBSA+2'b01, and so on.							
L	The second se							
		Publication Release Date: Jun. 18, 2010 100 Revision: A4						



31	30	29	28	27	26	25	24
	CC	NT		Reserved	SQE	PAU	TXHA
23	22	21	20	19	18	17	16
LC	TXABT	NCS	EXDEF	ТХСР	Reserved	DEF	TXINTR
15	14	13	12	11	10	9	8
			Т	BC	YOUNS	0	
7	6	5	4	3	2	1	0
	TBC						

Bits	Descriptions						
[31:28]	CCNT	<b>Collision Count</b> The CCNT indicates the how many collisions occurred consecutively during a packet transmission. If the packet incurred 16 consecutive collisions during transmission, the CCNT will be 4'h0 and bit TXABT will be set to 1.					
[26]	SQE Error         The SQE indicates the SQE error found at end of packet tra         10Mbps half-duplex mode.         10Mbps half-duplex mode.         both bit EnSQE of MCMDR is enabled and EMC is operation         half-duplex mode.         1'b0: No SQE error found at end of packet transmission.         1'b0: SQE error found at end of packet transmission.						
[25]	PAU	Transmission Paused The PAU indicates the next normal packet transmission process will be paused temporally because EMC received a PAUSE control frame, or S/W set bit SDPZ of MCMDR and make EMC to transmit a PAUSE control frame out. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be paused.					
[24]	тхна	P Transmission Halted The TXHA indicates the next normal packet transmission process will be halted because the bit TXON of MCMDR is disabled be S/W. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be halted.					
[23]	LC	Late Collision The LC indicates the collision occurred in the outside of 64 bytes collision window. This means after the 64 bytes of a frame has transmitted out to the network, the collision still occurred. The late collision check will only be done while EMC is operating on half-duplex mode. 1'b0: No collision occurred in the outside of 64 bytes collision window. 1'b1: Collision occurred in the outside of 64 bytes collision window.					



[22]	ТХАВТ	Transmission AbortThe TXABT indicates the packet incurred 16 consecutive collisions during transmission, and then the transmission process for this packet is aborted. The transmission abort is only available while EMC is operating on half-duplex mode.1'b0: Packet doesn't incur 16 consecutive collisions during transmission.1'b1: Packet incurred 16 consecutive collisions during transmission.
[21]	NCS	No Carrier SenseThe NCS indicates the MII I/F signal CRS doesn't active at the start of or during the packet transmission. The NCS is only available while EMC is operating on half-duplex mode.1'b0: CRS signal actives correctly.1'b1: CRS signal doesn't active at the start of or during the packet transmission.
[20]	EXDEF	Defer ExceedThe EXDEF indicates the frame waiting for transmission has deferred over 0.32768ms on 100Mbps mode, or 3.2768ms on 10Mbps mode. The deferral exceed check will only be done while bit NDEF of MCMDR is disabled, and EMC is operating on half-duplex mode. 1'b0: Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).1'b1: Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).
[19]	ТХСР	<b>Transmission Complete</b> The TXCP indicates the packet transmission has completed correctly. 1'b0: The packet transmission doesn't complete. 1'b1: The packet transmission has completed.
[17]	DEF	<b>Transmission Deferred</b> The DEF indicates the packet transmission has deferred once. The DEF is only available while EMC is operating on half-duplex mode. 1'b0: Packet transmission doesn't defer. 1'b1: Packet transmission has deferred once.
[16]	TXINTR	Transmit InterruptThe TXINTR indicates the packet transmission caused an interrupt condition.1'b0: The packet transmission doesn't cause an interrupt.1'b1: The packet transmission caused an interrupt.
[15:0]	твс	Transmit Byte Count The TBC indicates the byte count of the frame stored in the data buffer pointed by Tx descriptor for transmission.
	29	Publication Release Date: Jun. 18, 2010 102 Revision: A4



				NY AL					
31	30	29	28	27	26	25	24		
	NTXDSA								
23	22	21	20	19	18	17	16		
			NTX	DSA	So C	5			
15	14	13	12	11	10	9	8		
			NTX	DSA	~ (O_	$\sim D_{\Delta}$			
7	6	5	4	3	2	1	0		
			NTX	DSA	X	Sall			
						101-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1			

Bits	Descriptions	
[31:0]	NTXDSA	Next Tx Descriptor Starting Address The Tx descriptor is a link-list data structure. Consequently, NTXDSA is used to keep the starting address of the next Tx descriptor. The bits [1:0] will be ignored by EMC. So, all Tx descriptor must locate at word boundary memory address.



### 7.5.2 EMC Register Mapping

The EMC implements many registers and the registers are separated into two types, the control registers and the status registers. The control registers are used by S/W to pass control information to EMC. The status registers are used to keep EMC operation status for S/W.

EMC Registe	ers		VO. CV		
Register	Address	R/W	Description	Reset Value	
EMC_BA =	0xB000_3000				
Control Reg	gisters (44)		X M		
CAMCMR	0xB000_3000	R/W	CAM Command Register	0x0000_0000	
CAMEN	0xB000_3004	R/W	CAM Enable Register	0x0000_0000	
CAMOM	0xB000_3008	R/W	CAM0 Most Significant Word Register	0x0000_0000	
CAMOL	0xB000_300C	R/W	CAM0 Least Significant Word Register	0x0000_0000	
CAM1M	0xB000_3010	R/W	CAM1 Most Significant Word Register	0x0000_0000	
CAM1L	0xB000_3014	R/W	CAM1 Least Significant Word Register	0x0000_0000	
CAM2M	0xB000_3018	R/W	CAM2 Most Significant Word Register	0x0000_0000	
CAM2L	0xB000_301C	R/W	CAM2 Least Significant Word Register	0x0000_0000	
CAM3M	0xB000_3020	R/W	CAM3 Most Significant Word Register	0x0000_0000	
CAM3L	0xB000_3024	R/W	CAM3 Least Significant Word Register	0x0000_0000	
CAM4M	0xB000_3028	R/W	CAM4 Most Significant Word Register	0x0000_0000	
CAM4L	0xB000_302C	R/W	CAM4 Least Significant Word Register	0x0000_0000	
CAM5M	0xB000_3030	R/W	CAM5 Most Significant Word Register	0x0000_0000	
CAM5L	0xB000_3034	R/W	CAM5 Least Significant Word Register	0x0000_0000	
CAM6M	0xB000_3038	R/W	CAM6 Most Significant Word Register	0x0000_0000	
CAM6L	0xB000_303C	R/W	CAM6 Least Significant Word Register	0x0000_0000	
CAM7M	0xB000_3040	R/W	CAM7 Most Significant Word Register	0x0000_0000	
CAM7L	0xB000_3044	R/W	CAM7 Least Significant Word Register	0x0000_0000	
CAM8M	0xB000_3048	R/W	CAM8 Most Significant Word Register	0x0000_0000	
CAM8L	0xB000_304C	R/W	CAM8 Least Significant Word Register	0x0000_0000	
CAM9M	0xB000_3050	R/W	CAM9 Most Significant Word Register	0x0000_0000	
CAM9L	0xB000_3054	R/W	CAM9 Least Significant Word Register	0x0000_0000	
CAM10M	0xB000_3058	R/W	CAM10 Most Significant Word Register	0x0000_0000	
CAM10L	0xB000_305C	R/W	CAM10 Least Significant Word Register	0x0000_0000	
CAM11M	0xB000_3060	R/W	CAM11 Most Significant Word Register	0x0000_0000	
CAM11L	0xB000_3064	R/W	CAM11 Least Significant Word Register	0x0000_0000	
CAM12M	0xB000_3068	R/W	CAM12 Most Significant Word Register	0x0000_0000	
CAM12L	0xB000_306C	R/W	CAM12 Least Significant Word Register	0x0000_0000	
CAM13M	0xB000_3070	R/W	CAM13 Most Significant Word Register	0x0000_0000	
CAM13L	0xB000_3074	R/W	CAM13 Least Significant Word Register	0x0000_0000	
CAM14M	0xB000_3078	R/W	CAM14 Most Significant Word Register	0x0000_0000	
CAM14L	0xB000_307C	R/W	CAM14 Least Significant Word Register	0x0000_0000	
CAM15M	0xB000_3080	R/W	CAM15 Most Significant Word Register	0x0000_0000	
CAM15L	0xB000_3084	R/W	CAM15 Least Significant Word Register	0x0000_0000	
<b>TXDLSA</b> 0xB000_3088		R/W	Transmit Descriptor Link List Start Address Register	0xFFFF_FFC	

RXDLSA	0xB000_308C	R/W	Receive Descriptor Link List Start Address Reg.	0xFFFF_FFC
MCMDR	0xB000_3090	R/W	MAC Command Register	0x0000_0000
MIID	0xB000_3094	R/W	MII Management Data Register	0x0000_0000
MIIDA	0xB000_3098	R/W	MII Management Control and Address Register	0x0090_0000
FFTCR	0xB000_309C	R/W	FIFO Threshold Control Register	0x0000_0101
TSDR	0xB000_30A0	W	Transmit Start Demand Register	Undefined
RSDR	0xB000_30A4	W	Receive Start Demand Register	Undefined
DMARFC	0xB000_30A8	R/W	Maximum Receive Frame Control Register	0x0000_0800
MIEN 0xB000_30AC R/		R/W	MAC Interrupt Enable Register	0x0000_0000
Status Regi	sters (11)			
MISTA	0xB000_30B0	R/W	MAC Interrupt Status Register	0x0000_0000
MGSTA	0xB000_30B4	R/W	MAC General Status Register	0x0000_0000
MPCNT	0xB000_30B8	R/W	Missed Packet Count Register	0x0000_7FFF
MRPC	0xB000_30BC	R	MAC Receive Pause Count Register	0x0000_0000
MRPCC	0xB000_30C0	R	MAC Receive Pause Current Count Register	0x0000_0000
MREPC	0xB000_30C4	R	MAC Remote Pause Count Register	0x0000_0000
DMARFS	0xB000_30C8	R/W	DMA Receive Frame Status Register	0x0000_0000
CTXDSA	0xB000_30CC	R	Current Transmit Descriptor Start Address Reg.	0x0000_0000
CTXBSA	0xB000_30D0	R	Current Transmit Buffer Start Address Register	0x0000_0000
CRXDSA	0xB000_30D4	R	Current Receive Descriptor Start Address Reg.	0x0000_0000
CRXBSA	0xB000_30D8	R	Current Receive Buffer Start Address Register	0x0000_0000



### 7.5.3 EMC Register Details

#### CAM Command Register (CAMCMR)

The EMC of NUC910ABN supports CAM function for destination MAC address recognition. The CAMCMR control the CAM comparison function, and unicast, multicast, and broadcast packet reception.

Register	Address	R/W	Description	Reset Value	
CAMCMR	0xB000_3000	R/W	CAM Command Register	0x0000_0000	

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
Reserved		RMII	ECMP	ССАМ	ABP	AMP	AUP		

Bits	Descriptions							
[5]	RMH	Enable RMII Input Data Sampled by Negative Edge of REFCLK 1'b0: PHY_CRSDV and PHY_RXD[1:0] are sampled by the positive edge of REFCLK 1'b1: PHY_CRSDV and PHY_RxD[1:0] are sampled by the negative edge of REFCLK						
[4]	ECMP	<ul> <li>Enable CAM Compare</li> <li>The ECMP controls the enable of CAM comparison function for destination MAC address recognition. If S/W wants to receive a packet with specific destination MAC address, configures the MAC address into anyone of 16 CAM entries, then enables that CAM entry and set ECMP to 1.</li> <li>1'b0: Disable CAM comparison function for destination MAC address recognition.</li> <li>1'b1: Enable CAM comparison function for destination MAC address recognition.</li> </ul>						
[3]	ссам	<b>Complement CAM Compare</b> The CCAM controls the complement of the CAM comparison result. If the ECMP and CCAM are both enabled, the incoming packet with specific destination MAC address configured in CAM entry will be dropped. And the incoming packet with destination MAC address doesn't configured in any CAM entry will be received. 1'b0: The CAM comparison result doesn't be complemented. 1'b1: The CAM comparison result will be complemented.						
[2]	АВР	Accept Broadcast Packet The ABP controls the broadcast packet reception. If ABP is enabled, EMC receives all incoming packet its destination MAC address is a broadcast address. 1'b0: EMC receives packet depends on the CAM comparison result. 1'b1: EMC receives all broadcast packets.						



[1]	AMP	Accept Multicast Packet The AMP controls the multicast packet reception. If AMP is enabled, EMC receives all incoming packet its destination MAC address is a multicast address. 1'b0: EMC receives packet depends on the CAM comparison result. 1'b1: EMC receives all multicast packets.					
[0]	AUP	Accept Unicast Packet The AUP controls the unicast packet reception. If AUP is enabled, EMC receives all incoming packet its destination MAC address is a unicast address. 1'b0: EMC receives packet depends on the CAM comparison result. 1'b1: EMC receives all unicast packets.					

#### **CAMCMR Setting and Comparison Result**

The following table is the address recognition result in different CAMCMR configuration. The column Result shows the incoming packet type that can pass the address recognition in specific CAM configuration. The C, U, M and B represents the:

- C: It indicates the destination MAC address of incoming packet has been configured in CAM entry.
- *U*: It indicates the incoming packet is a unicast packet.
- *M*: It indicates the incoming packet is a multicast packet.
- *B*: It indicates the incoming packet is a broadcast packet.





	ECMP	CCAM	AUP	AMP	AMP ABP			Result			
	0	0	0	0	0	No	Pac	cket			
	0	0	0	0	31 3	В					
	0	0	0	1	0	М					
	0	0	0	1	10	М	В				
	0	0	1	0	0	С	U				
	0	0	1	0	1 2	С	U	В			
	0	0	1	1	0	С	U	М	$\mathcal{N}_{*}$		
	0	0	1	1	1	С	U	М	В		
1	0	1	0	0	0	С	U	М	В		
	0	1	0	0	1	С	U	М	В		
	0	1	0	1	0	С	U	М	В		
	0	1	0	1	1	C C	U	М	В		
	0	1	1	0	0	С	U	М	В		
	0	1	1	0	1	С	U	М	В		
	0	1	1	1	0	С	U	М	В		
	0	1	1	1	1	С	U	М	В		
	1	0	0	0	0	С					
	1	0	0	0	1	С	В				
	1	0	0	1	0	С	Μ				
	1	0	0	1	1	С	Ν	В			
	1	0	1	0	0	С	U				
	1	0	1	0	1	С	U	В			
	1	0	1	1	0	С	U	Μ			
	1	0	1	1	1	С	U	Μ	В		
	1	1	0	0	0	U	Μ	В			
	1	1	0	0	1	U	Μ	В			
	1	1	0	1	0	U	Μ	В			
	1	1	0	1	1	U	Μ	В			
	1	1	1	0	0	С	U	М	В		
	1	1	1	0	1	С	U	М	В		
	1	1	1	1	0	С	U	М	В		
	1	1	1	1	1	С	U	М	В		



#### CAM Enable Register (CAMEN)

The CAMEN controls the validation of each CAM entry. Each CAM entry must be enabled first before it can participate in the destination MAC address recognition.

Register	Address	R/W	Description	Reset Value
CAMEN	0xB000_3004	R/W	CAM Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	S.	~ (Q ~	
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CAM15EN	CAM14EN	CAM13EN	CAM12EN	CAM11EN	CAM10EN	CAM9EN	CAM8EN
7	6	5	4	3	2	1	0
CAM7EN	CAM6EN	CAM5EN	CAM4EN	CAM3EN	CAM2EN	CAM1EN	CAMOEN

Bits	Descriptio	Descriptions					
[x]	CAMxEN	<b>CAM Entry x Enable</b> The CAMxEN controls the validation of CAM entry x. The x can be 0 to 15. The CAM entry 13, 14 and 15 are for PAUSE control frame transmission. If S/W wants to transmit a PAUSE control frame out to network, the enable bits of these three CAM entries all must be enabled first. 1'b0: CAM entry x is disabled. 1'b1: CAM entry x is enabled.					



### 32-BIT ARM926EJ-S BASED MCU

#### CAM Entry Registers (CAMxx)

In the EMC of NUC910ABN, there are 16 CAM entries. In these 16 CAM entries, 13 entries (entry  $0\sim12$ ) are to keep destination MAC address for packet recognition, and the other 3 entries (entry  $13\sim15$ ) are for PAUSE control frame transmission. Each CAM entry consists of 6 bytes. Consequently, 2 register ports are needed for each CAM entry.

For packet recognition, a register pair {CAMxM, CAMxL} represents a CAM entry and can keep a destination MAC address. The corresponding CAM enable bit CAMxEN of CAMEN register is also needed be enabled. The x can be the 0 to 12.

For PAUSE control frame transmission, first, S/W must configure destination MAC address of control frame into the register pair {CAM13M, CAM13L}, source MAC address into the register pair {CAM14M, CAM14L}, and configure length/type, op-code and operand of control frame into the register pair {CAM15M, CAM15L}. The bit CAM13EN, CAM14EN and CAM15EN of CAMEN register are also needed be enabled. Then, enable the bit SDPZ of MCMDR register.

Register	Address	R/W	Description	Reset Value
CAM0M	0xB000_3008		CAM0 Most Significant Word Register	0x0000_0000
CAMOL	0xB000_300C		CAM0 Least Significant Word Register	0x0000_0000
:	:	R/W	:	
CAM15M	0xB000_3080		CAM15 Most Significant Word Register	0x0000_0000
CAM15L	0xB000_3084		CAM15 Least Significant Word Register	0x0000_0000

#### CAMxM

31	30	29	28	27	26	25	24
		MA	C Address	Byte 5 (MS	6B)		
23	22	21	20	19	18	17	16
	MAC Address Byte 4						
15	14	13	12	11	10	9	8
Alle			MAC Addr	ess Byte 3			
7	6	5	4	3	2	1	0
X a	MAC Address Byte 2						

Bits	Descriptio	Descriptions					
[31:0]	САМхМ	<b>CAMx Most Significant Word</b> The CAMxM keeps the bit 47~16 of MAC address. The x can be the 0~14. The register pair {CAMxM, CAMxL} represents a CAM entry and can keep a MAC address. For example, if the MAC address 00-50-BA-33-BA-44 is kept in CAM entry 1, the register CAM1M is 32'h0050_BA33 and CAM1L is 32'hBA44_0000.					



#### CAMxL

31	30	29	28	27	26	25	24	
	MAC Address Byte 1							
23	22	21	20	19	18	17	16	
	MAC Address Byte 0 (LSB)							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	Reserved							

Bits	Descriptions				
[31:0]	CAMxL	<b>CAMx Least Significant Word</b> The CAMxL keeps the bit 15~0 of MAC address. The x can be the 0~14. The register pair {CAMxM, CAMxL} represents a CAM entry and can keep a MAC address. For example, if the MAC address 00-50-BA-33-BA-44 is kept in CAM entry 1, the register CAM1M is 32'h0050_BA33 and CAM1L is 32'hBA44_0000.			

#### CAM15M

	31	30	29	28	27	26	25	24
				Length/Ty	ype (MSB)			
	23	22	21	20	19	18	17	16
	Length/Type							
	15	14	13	12	11	10	9	8
2	OP-Code (MSB)							
	7	6	5	4	3	2	1	0
	OP-Code							

Bits	Descriptions	
[31:16]	Length/Type	Length/Type Field of PAUSE Control Frame In the PAUSE control frame, a length/type field is defined and will b 16'h8808.
[15:0]	OP-Code	<b>OP Code Field of PAUSE Control Frame</b> In the PAUSE control frame, an op code field is defined and will be 16'h0001.
	~ Q	20.



#### CAM15L

				- / AA - 10				
31	30	29	28	27	26	25	24	
Operand (MSB)								
23	22	21	20	19	18	17	16	
	Operand							
15	14	13	12	11	10	9	8	
			Rese	erved	~ (O)	" Do		
7	6	5	4	3	2	1	0	
			Rese	erved	1	AL	s	

Bits	Descriptions	
[31:16]	Operand	<b>Pause Parameter</b> In the PAUSE control frame, an operand field is defined and controls how much time the destination Ethernet MAC Controller is paused. The unit of the operand is the slot time, the 512 bits time.






#### Transmit Descriptor Link List Start Address Register (TXDLSA)

The Tx descriptor defined in EMC is a link-list data structure. The TXDLSA keeps the starting address of this link-list. In other words, the TXDLSA keeps the starting address of the 1<sup>st</sup> Tx descriptor. S/W must configure TXDLSA before enable bit TXON of MCMDR register.

					1 C C -	A			
Register		Address R/W Description						Reset Value	
TXDLSA 0xB000_3088		R/W	Transmit De	scriptor Link l	_ist Start Add	ress Register	0xFFFF_FF		
						- ma	5		
	31 30		29	28	27	26	25	24	
				TXI	DLSA				
	23	22	21	20	19	18	17	16	
				ТХІ	DLSA		20) (0	2)~	
	15	14	13	12	11	10	9	8	

15	14	13	12		10	9	8					
	TXDLSA											
7	6	5	4	3	2	1	0					
			TXD	LSA			SPA S					
							"en					

Bits	Descriptions	
[31:0]	TXDLSA	<b>Transmit Descriptor Link-List Start Address</b> The TXDLSA keeps the start address of transmit descriptor link-list. If the S/W enables the bit TXON of MCMDR register, the content of TXDLSA will be loaded into the current transmit descriptor start address register (CTXDSA). The TXDLSA doesn't be updated by EMC. During the operation, EMC will ignore the bits [1:0] of TXDLSA. This means that each Tx descriptor always must locate at word boundary memory address.






#### Receive Descriptor Link List Start Address Register (RXDLSA)

The Rx descriptor defined in EMC is a link-list data structure. The RXDLSA keeps the starting address of this link-list. In other words, the RXDLSA keeps the starting address of the 1<sup>st</sup> Rx descriptor. S/W must configure RXDLSA before enable bit RXON of MCMDR register.

							A			
Register Address				R/W	Descriptio	Reset V	alue			
RXI	RXDLSA 0xB000_308C			R/W	Receive Desc	0xFFFF_FFFC				
							ma	5		
	31		30	29	28	27	26	25	24	

51	50	2/	20	21	20	23	27				
RXDLSA											
23	22	21	20	19	18	17	16				
RXDLSA											
15	14	13	12	11	10	9	8				
			RXD	DLSA		y's	h a				
7	6	5	4	3	2	1	0				
RXDLSA											

Bits	Descriptions	
[31:0]	RTXDLSA	<b>Receive Descriptor Link-List Start Address</b> The RXDLSA keeps the start address of receive descriptor link-list. If the S/W enables the bit RXON of MCMDR register, the content of RXDLSA will be loaded into the current receive descriptor start address register (CRXDSA). The RXDLSA doesn't be updated by EMC. During the operation, EMC will ignore the bits [1:0] of RXDLSA. This means that each Rx descriptor always must locate at word boundary memory address.





#### MAC Command Register (MCMDR)

The MCMDR provides the control information for EMC. Some command settings affect both frame transmission and reception, such as bit FDUP, the full/half duplex mode selection, or bit OPMOD, the 100/10M bps mode selection. Some command settings control frame transmission and reception separately, likes bit TXON and RXON.

Reg	gister		Address	R/W	Descriptio	Description					
MC	MCMDR 0xB000_3090 R/W MAC Command Register				5	0x0000_00	000				
							S.	40			
	31		30	29	28	27	26	25	24		
					Reserved		0		SWR		
	23		22	21	20	19	18	17	16		
		Rese	rved	LBK	OPMOD	EnMDC	FDUP	EnSQE	SDPZ		
	15		14	13	12	11	10	9	8		
				Rese	erved			NDEF 🧹	TXON		
	7		6	5	4	3	2	1	0		
		Rese	rved	SPCRC	AEP	ACP	ARP	ALP	RXON		

Bits	Description	IS
[24]	SWR	<ul> <li>Software Reset</li> <li>The SWR implements a reset function to make the EMC return default state. The SWR is a self-clear bit. This means after the software reset finished, the SWR will be cleared automatically. Enable SWR can also reset all control and status registers, exclusive of these two bits EnRMII and OPMOD of MCMDR register.</li> <li>The EMC re-initial is needed after the software reset completed.</li> <li>1'b0: Software reset completed.</li> <li>1'b1: Enable software reset.</li> </ul>
[21]	LBK	Internal Loop Back Select The LBK enables the EMC operating on internal loop-back mode. If the LBK is enabled, the packet transmitted out will be loop-backed to Rx. If the EMC is operating on internal loop-back mode, it also means the EMC is operating on full-duplex mode and the value of FDUP of MCMDR register is ignored. Beside, the LBK doesn't be affected by SWR bit. 1'b0: The EMC operates in normal mode. 1'b1: The EMC operates in internal loop-back mode.
[20]	OPMOD	Operation Mode Select The OPMOD defines the EMC is operating on 10M or 100M bps mode. The OPMOD doesn't be affected by SWR bit. 1'b0: The EMC operates on 10Mbps mode. 1'b1: The EMC operates on 100Mbps mode.
		Publication Release Date: Jun. 18, 201 115 Revision: A



[19]	EnMDC	<ul> <li>Enable MDC Clock Generation</li> <li>The EnMDC controls the MDC clock generation for MII Management Interface.</li> <li>If the EnMDC is set to 1, the MDC clock generation is enabled. Otherwise, the MDC clock generation is disabled. Consequently, if S/W wants to access the registers of external PHY through MII Management Interface, the EnMDC must be set to high.</li> <li>1'b0: Disable MDC clock generation.</li> <li>1'b1: Enable MDC clock generation.</li> </ul>
[18]	FDUP	Full Duplex Mode Select The FDUP controls that EMC is operating on full or half duplex mode. 1'b0: The EMC operates on half duplex mode. 1'b1: The EMC operates on full duplex mode.
[17]	EnSQE	<ul> <li>Enable SQE Checking</li> <li>The EnSQE controls the enable of SQE checking. The SQE checking is only available while EMC is operating on 10M bps and half duplex mode. In other words, the EnSQE cannot affect EMC operation, if the EMC is operating on 100M bps or full duplex mode.</li> <li>1'b0: Disable SQE checking while EMC is operating on 10Mbps and half duplex mode.</li> <li>1'b1: Enable SQE checking while EMC is operating on 10Mbps and half duplex mode.</li> </ul>
[16]	SDPZ	<ul> <li>Send PAUSE Frame The SDPZ controls the PAUSE control frame transmission. If S/W wants to send a PAUSE control frame out, the CAM entry 13, 14 and 15 must be configured first and the corresponding CAM enable bit of CAMEN register also must be set. Then, set SDPZ to 1 enables the PAUSE control frame transmission. The SDPZ is a self-clear bit. This means after the PAUSE control frame transmission has completed, the SDPZ will be cleared automatically. It is recommended that only enables SPDZ while EMC is operating on full duplex mode. 1'b0: The PAUSE control frame transmission has completed. 1'b1: Enable EMC to transmit a PAUSE control frame out.</li></ul>
[9]	NDEF	No Defer The NDEF controls the enable of deferral exceed counter. If NDEF is set to high, the deferral exceed counter is disabled. The NDEF is only useful while EMC is operating on half duplex mode. 1'b0: The deferral exceed counter is enabled. 1'b1: The deferral exceed counter is disabled.
		Publication Release Date: Jun. 18, 2010 116 Revision: A4



[8]	TXON	<ul> <li>Frame Transmission ON</li> <li>The TXON controls the normal packet transmission of EMC. If the TXON is set to high, the EMC starts the packet transmission process, including the Tx descriptor fetching, packet transmission and Tx descriptor modification. It is must to finish EMC initial sequence before enable TXON. Otherwise, the EMC operation is undefined.</li> <li>If the TXON is disabled during EMC is transmitting a packet out, the EMC stops the packet transmission process after the current packet transmission finished.</li> <li>1'b0: The EMC stops packet transmission process.</li> <li>1'b1: The EMC starts packet transmission process.</li> </ul>
[5]	SPCRC	<ul> <li>Strip CRC Checksum</li> <li>The SPCRC controls if the length of incoming packet is calculated with 4 bytes CRC checksum. If the SPCRC is set to high, 4 bytes CRC checksum is excluded from length calculation of incoming packet.</li> <li>1'b0: The 4 bytes CRC checksum is included in packet length calculation.</li> <li>1'b1: The 4 bytes CRC checksum is excluded in packet length calculation.</li> </ul>
[4]	AEP	<ul> <li>Accept CRC Error Packet</li> <li>The AEP controls the EMC accepts or drops the CRC error packet. If the AEP is set to high, the incoming packet with CRC error will be received by EMC as a good packet.</li> <li>1'b0: The CRC error packet will be dropped by EMC.</li> <li>1'b1: The CRC error packet will be accepted by EMC.</li> </ul>
[3]	АСР	Accept Control Packet The ACP controls the control frame reception. If the ACP is set to high, the EMC will accept the control frame. Otherwise, the control frame will be dropped. It is recommended that S/W only enable AEP while EMC is operating on full duplex mode. 1'b0: The control frame will be dropped by EMC. 1'b1: The control frame will be accepted by EMC.
[2]	ARP	<ul> <li>Accept Runt Packet</li> <li>The ARP controls the runt packet, which length is less than 64 bytes, reception. If the ARP is set to high, the EMC will accept the runt packet.</li> <li>Otherwise, the runt packet will be dropped.</li> <li>1'b0: The runt packet will be dropped by EMC.</li> <li>1'b1: The runt packet will be accepted by EMC.</li> </ul>
[1]	ALP	Accept Long Packet The ALP controls the long packet, which packet length is greater than 1518 bytes, reception. If the ALP is set to high, the EMC will accept the long packet. Otherwise, the long packet will be dropped. 1'b0: The long packet will be dropped by EMC. 1'b1: The long packet will be accepted by EMC.
		Publication Release Date: Jun. 18, 2010 117 Revision: A



[0] <b>RXON</b>	<ul> <li>Frame Reception ON</li> <li>The RXON controls the normal packet reception of EMC. If the RXON is set to high, the EMC starts the packet reception process, including the Rx descriptor fetching, packet reception and Rx descriptor modification.</li> <li>It is must to finish EMC initial sequence before enable RXON. Otherwise, the EMC operation is undefined.</li> <li>If the RXON is disabled during EMC is receiving an incoming packet, the EMC stops the packet reception process after the current packet reception finished.</li> <li>1'b0: The EMC stops packet reception process.</li> <li>1'b1: The EMC starts packet reception process.</li> </ul>
-----------------	---





#### MII Management Data Register (MIID)

The EMC provides MII management function to access the control and status registers of the external PHY. The MIID register is used to store the data that will be written into the registers of external PHY for write command or the data that is read from the registers of external PHY for read command.

Reg	Register Address		R/W	Descripti	on	Reset Value			
MIID 0xB000_3094			R/W	MII Manage	ement Data R	legister	1. A.	0x0000_0000	
						ma	5		
	31		30	29	28	27	26	25	24
	· · ·			Rese	erved	24	200		
	23		22	21	20	19	18	17	16
					Rese	erved		20	(0)
	15	1	14	13	12	11	10	9	8
					MH	Data		2	er a
	7		6	5	4	3	2	1	0
					MH	Data			SPA SI)
									and a

Bits	Descriptions	
[15:0]	MIIData	<b>MII Management Data</b> The MIIData is the 16 bits data that will be written into the registers of external PHY for MII Management write command or the data from the registers of external PHY for MII Management read command.





#### **MII Management Control and Address Register (MIIDA)**

The EMC provides MII management function to access the control and status registers of the external PHY. The MIIDA register is used to keep the MII management command information, like the register address, external PHY address, MDC clocking rate, read/write etc.

Register	Address	R/W	Description	Reset Value
MIIDA	0xB000_3098	R/W	MII Management Control and Address Register	0x0090_0000

31	30	29	28	27	26	25	24	
			Rese	erved	20	S S		
23	22	21	20	19	18	17	16	
	MD	CCR		MDCON	PreSP	BUSY	Write	
15	14	13	12	11	10	9	8	
Reserved					PHYAD	V.	L'A	
7	6	5	4	3	2	1	0	
Reserved				PHYRAD				

Bits	Descriptions											
		The MI Depend MDC s 2.5MH Consec genera The fo	d on the IEEE Std. hall be 400ns. In z. The MDC is quently, for differe ite appropriate MDC illowing table show	IDC clock rating for MI 802.3 clause 22.2.2 other words, the max divided from the A ent HCLKs the differ clock. vs relationship betwee	I Management I/F. 11, the minimum period for kimum frequency for MDC is HB bus clock, the HCLK. rent ratios are required to en HCLK and MDC clock in tes the period of HCLK.							
			MDCCR [23:20]	MDC Clock Period	MDC Clock Frequency							
12 -20											4′b0000	4 x T <sub>HCLK</sub>
[23:20]	MDCCR		4′b0001	6 x T <sub>HCLK</sub>	HCLK/6							
[23.20]			4′b0010	8 x T <sub>HCLK</sub>	HCLK/8							
XO			4′b0011	12 x T <sub>HCLK</sub>	HCLK/12							
			4′b0100	16 x T <sub>HCLK</sub>	HCLK/16							
	100 00		4′b0101	20 x T <sub>HCLK</sub>	HCLK/20							
	GS TA		4′b0110	24 x T <sub>HCLK</sub>	HCLK/24							
	00000		4′b0111	28 x T <sub>HCLK</sub>	HCLK/28							
	Son de	202	4′b1000	30 x T <sub>HCLK</sub>	HCLK/30							
	20	26	4′b1001	32 x T <sub>HCLK</sub>	HCLK/32							
	NA	16	4′b1010	36 x T <sub>HCLK</sub>	HCLK/36							
	69	56	4′b1011	40 x T <sub>HCLK</sub>	HCLK/40							
	9	100	4′b1100	44 x T <sub>HCLK</sub>	HCLK/44							
		Oh	4′b1101	48 x T <sub>HCLK</sub>	HCLK/48							
		20	4′b1110	54 x T <sub>HCLK</sub>	HCLK/54							
		6	4′b1111	60 x T <sub>HCLK</sub>	HCLK/60							



[19]	MDCON	<ul> <li>MDC Clock ON Always</li> <li>The MDC controls the MDC clock generation. If the MDCON is set to high, the MDC clock actives always. Otherwise, the MDC will only active while S/ issues a MII management command.</li> <li>1'b0: The MDC clock will only active while S/W issues a MII management command.</li> <li>1'b1: The MDC clock actives always.</li> </ul>
[18]	PreSP	Preamble Suppress The PreSP controls the preamble field generation of MII management fram If the PreSP is set to high, the preamble field generation of MII management frame is skipped. 1'b0: Preamble field generation of MII management frame is not skipped. 1'b1: Preamble field generation of MII management frame is skipped.
[17]	BUSY	Busy BitThe BUSY controls the enable of the MII management frame generation.S/W wants to access registers of external PHY, it set BUSY to high and ENgenerates the MII management frame to external PHY through MManagement I/F. The BUSY is a self-clear bit. This means the BUSY willcleared automatically after the MII management command finished.1'b0: The MII management has finished.1'b1: Enable EMC to generate a MII management command to external PHY
[16]	Write	Write Command The Write defines the MII management command is a read or write. 1'b0: The MII management command is a read command. 1'b1: The MII management command is a write command.
[12:8]	PHYAD	<b>PHY Address</b> The PHYAD keeps the address to differentiate which external PHY is t target of the MII management command.
[4:0]	PHYRAD	<b>PHY Register Address</b> The PHYRAD keeps the address to indicate which register of external PHY the target of the MII management command.
	A A A	
		Publication Release Date: Jun. 18, 2 121 Revision

### 32-BIT ARM926EJ-S BASED MCU

#### **MII Management Function Frame Format**

In IEEE Std. 802.3 clause 22.2.4, the MII management function is defined. The MII management function is used for the purpose of controlling the PHY and gathering status from the PHY. The MII management frame format is shown as follow.

		Management frame fields						
	PRE	ST	OP	PHYAD	REGAD	TA	DATA	IDLE
READ	11	01	10	ΑΑΑΑΑ	RRRRR	<b>Z</b> 0	DDDDDDDDDDDDDDD	Z
WRITE	11	01	01	ΑΑΑΑΑ	RRRRR	10	DDDDDDDDDDDDDDD	Z

#### **MII Management Function Configure Sequence**

	Read		Write
1.	Set appropriate MDCCR.	1.	Write data to MIID register
	Set PHYAD and PHYRAD.	2.	Set appropriate MDCCR.
3.	Set Write to 1'b0	3.	Set PHYAD and PHYRAD.
4.	Set bit BUSY to 1'b1 to send a MII	4.	Set Write to 1'b1
	management frame out.	5.	Set bit BUSY to 1'b1 to send a
5.	Wait BUSY to become 1'b0.		MII management frame out.
6.	Read data from MIID register.	6.	Wait BUSY to become 1'b0.
7.	Finish the read command.	7.	Finish the write command.





#### FIFO Threshold Control Register (FFTCR)

The FFTCR defines the high and low threshold of internal FIFOs, including TxFIFO and RxFIFO. The threshold of internal FIFOs is related to EMC request generation and when the frame transmission starts. The FFTCR also defines the burst length of AHB bus cycle for system memory access.

Register	Address	R/W	Description	Reset Value
FFTCR	0xB000_309C	R/W	FIFO Threshold Control Register	0x0000_0101

					Y 1 1 1	Y III		
31	30	29	28	27	26	25	24	
			Rese	erved	24	S S		
23	22	21	20	19	18	17	16	
Rese	Reserved BLength				Reserved			
15	14	13	12	11	10	9	8	
		Rese	erved			TxT	THD	
7	6	5	4	3	2	1	0	
	Reserved						THD	

Bits	Descriptions	
[21:20]	Blength	DMA Burst Length The Blength defines the burst length of AHB bus cycle while EMC accesses system memory. 2'b00: 4 words 2'b01: 8 words 2'b10: 16 words 2'b11: 16 words
[9:8]	TxTHD	<b>TxFIFO Low Threshold</b> Default Value: 2'b01 The TxTHD controls when TxDMA requests internal arbiter for data transfer between system memory and TxFIFO. The TxTHD defines not only the low threshold of TxFIFO, but also the high threshold. The high threshold is the twice of low threshold always. During the packet transmission, if the TxFIFO reaches the high threshold, the TxDMA stops generate request to transfer frame data from system memory to TxFIFO. If the frame data in TxFIFO is less than low threshold, TxDMA starts to transfer frame data from system memory to TxFIFO. The TxTHD also defines when the TxMAC starts to transmit frame out to network. The TxMAC starts to transmit the frame out while the TxFIFO first time reaches the high threshold during the transmission of the frame. If the frame data length is less than TxFIFO high threshold, the TxMAC starts to transmit the frame out after the frame data are all inside the TxFIFO. 2'b00: Undefined. 2'b10: TxFIFO low threshold is 64B and high threshold is 128B. 2'b10: TxFIFO low threshold is 96B and high threshold is 192B.



[1:0]	RxTHD	<ul> <li>RxFIFO High Threshold</li> <li>Default Value: 2'b01</li> <li>The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half of high threshold always. During the packet reception, if the RxFIFO reaches the high threshold, the RxDMA starts to transfer frame data from RxFIFO to system memory. If the frame data in RxFIFO is less than low threshold, RxDMA stops to transfer the frame data to system memory.</li> <li>2'b00: Depend on the burst length setting. If the burst length is 8 words, high threshold is 8 words, too.</li> <li>2'b11: RxFIFO high threshold is 128B and low threshold is 64B.</li> <li>2'b11: RxFIFO high threshold is 192B and low threshold is 96B.</li> </ul>
-------	-------	---





### 32-BIT ARM926EJ-S BASED MCU

#### Transmit Start Demand Register (TSDR)

If the Tx descriptor is not available for use of TxDMA after the TXON of MCMDR register is enabled, the FSM (Finite State Machine) of TxDMA enters the Halt state and the frame transmission is halted. After the S/W has prepared the new Tx descriptor for frame transmission, it must issue a write command to TSDR register to make TxDMA leave Halt state and contiguous frame transmission. The TSDR is a write only register and read from this register is undefined. The write to TSDR register has took effect only while TxDMA stayed at Halt state.

Register	Address	R/W	Description	<b>Reset Value</b>
TSDR	0xB000_30A0	W	Transmit Start Demand Register	Undefined

31	30	29	28	27	26	25	24
			т	SD		Ma.	S.
23	22	21	20	19	18	17	16
			т	SD		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0 0
15	14	13	12	11	10	9	8
			TS	SD.			100
7	6	5	4	3	2	1	0
			TS	SD			

Bits	Descriptions	
[31:0]	TSD	Transmit Start Demand



### 32-BIT ARM926EJ-S BASED MCU

#### **Receive Start Demand Register (RSDR)**

If the Rx descriptor is not available for use of RxDMA after the RXON of MCMDR register is enabled, the FSM (Finite State Machine) of RxDMA enters the Halt state and the frame reception is halted. After the S/W has prepared the new Rx descriptor for frame reception, it must issue a write command to RSDR register to make RxDMA leave Halt state and contiguous frame reception. The RSDR is a write only register and read from this register is undefined. The write to RSDR register has took effect only while RxDMA stayed at Halt state.

Register	Address	R/W	Description	<b>Reset Value</b>
RSDR	0xB000_30A4	W	Receive Start Demand Register	Undefined

31	30	29	28	27	26	25	24
			R	SD		Ma.	S.
23	22	21	20	19	18	17	16
			RS	SD		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0 6
15	14	13	12	11	10	9	8
			RS	SD			VA.
7	6	5	4	3	2	1	0
			R	SD			

Bits	Descriptions	
[31:0]	RSD	Receive Start Demand





#### Maximum Receive Frame Control Register (DMARFC)

The DMARFC defines the maximum frame length for a received frame that can be stored in the system memory. It is recommend that only use this register while S/W wants to receive a frame which length is greater than 1518 bytes.

Reg	ister		Address	R/W	Descripti	on	Reset Value		
DMA	ARFC	0x	B000_30A8	R/W	Maximum	Receive Fra	me Control	Register	0x0000_0800
							ma	5	
	31		30	29	28	27	26	25	24
	Reserved								
	23		22	21	20	19	18	17	16
	Reserved							(0)	
	15		14	13	12	11	10	9	8
	RXMS								
	7		6	5	4	3	2	1	0
					RX	MS			SPA SI)
									and a

Descriptions	
RXMS	Maximum Receive Frame LengthDefault Value: 16'h0800The RXMS defines the maximum frame length for received frame. If theframe length of received frame is greater than RXMS, and bit EnDFO of MIENregister is also enabled, the bit DFOI of MISTA register is set and the Rxinterrupt is triggered.It is recommended that only use RXMS to qualify the length of receivedframe while S/W wants to receive a frame which length is greater than 1518bytes.



#### MAC Interrupt Enable Register (MIEN)

The MIEN controls the enable of EMC interrupt status to generate interrupt. Two interrupts, RXINTR for frame reception and TXINTR for frame transmission, are generated from EMC to CPU.

Register	Address	R/W	Description	Reset Value
MIEN	0xB000_30AC	R/W	MAC Interrupt Enable Register	0x0000_0000
			TOUR "See	

				921		
30	29	28	27	26	25	24
		Reserved		S.	~ (Q ~	EnTxBErr
22	21	20	19	18	17	16
EnLC	EnTXABT	EnNCS	EnEXDEF	EnTXCP	EnTXEMP	EnTXINTR
14	13	12	11	10	9	8
EnCFR	Rese	erved	EnRxBErr	EnRDU	EnDEN	EnDFO
6	5	4	3	2	1	0
EnRP	EnALIE	EnRXGD	EnPTLE	EnRXOV	EnCRCE	EnRXINTR
	22 EnLC 14 EnCFR 6	2221EnLCEnTXABT1413EnCFRRese65	Reserved222120EnLCEnTXABTEnNCS141312EnCFRReserved654	Reserved22212019EnLCEnTXABTEnNCSEnEXDEF14131211EnCFRReservedEnRxBErr6543	Reserved2221201918EnLCEnTXABTEnNCSEnEXDEFEnTXCP1413121110EnCFRReservedEnRxBErrEnRDU65432	Reserved222120191817EnLCEnTXABTEnNCSEnEXDEFEnTXCPEnTXEMP14131211109EnCFRReservedEnRxBErrEnRDUEnDEN654321

Bits	Descriptions	
[24]	EnTxBErr	Enable Transmit Bus Error Interrupt The EnTxBErr controls the TxBErr interrupt generation. If TxBErr of MISTA register is set, and both EnTxBErr and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTxBErr or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TxBErr of MISTA register is set. 1'b0: TxBErr of MISTA register is masked from Tx interrupt generation. 1'b1: TxBErr of MISTA register can participate in Tx interrupt generation.
[23]	EnTDU	Enable Transmit Descriptor Unavailable Interrupt The EnTDU controls the TDU interrupt generation. If TDU of MISTA register is set, and both EnTDU and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTDU or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TDU of MISTA register is set. 1'b0: TDU of MISTA register is masked from Tx interrupt generation. 1'b1: TDU of MISTA register can participate in Tx interrupt generation.
[22]	EnLC	Enable Late Collision Interrupt The EnLC controls the LC interrupt generation. If LC of MISTA register is set, and both EnLC and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnLC or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the LC of MISTA register is set. 1'b0: LC of MISTA register is masked from Tx interrupt generation. 1'b1: LC of MISTA register can participate in Tx interrupt generation.
		Publication Release Date: Jun. 18, 2010 128 Revision: A4



Bits	Descriptions	S
[21]	EnTXABT	Enable Transmit Abort Interrupt The EnTXABT controls the TXABT interrupt generation. If TXABT of MISTA register is set, and both EnTXABT and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXABT or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXABT of MISTA register is set. 1'b0: TXABT of MISTA register is masked from Tx interrupt generation. 1'b1: TXABT of MISTA register can participate in Tx interrupt generation.
[20]	EnNCS	<ul> <li>Enable No Carrier Sense Interrupt</li> <li>The EnNCS controls the NCS interrupt generation. If NCS of MISTA register is set, and both EnNCS and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnNCS or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the NCS of MISTA register is set.</li> <li>1'b0: NCS of MISTA register is masked from Tx interrupt generation.</li> <li>1'b1: NCS of MISTA register can participate in Tx interrupt generation.</li> </ul>
[19]	EnEXDEF	Enable Defer Exceed Interrupt The EnEXDEF controls the EXDEF interrupt generation. If EXDEF of MISTA register is set, and both EnEXDEF and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnEXDEF or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the EXDEF of MISTA register is set. 1'b0: EXDEF of MISTA register is masked from Tx interrupt generation. 1'b1: EXDEF of MISTA register can participate in Tx interrupt generation.
[18]	EnTXCP	Enable Transmit Completion Interrupt The EnTXCP controls the TXCP interrupt generation. If TXCP of MISTA register is set, and both EnTXCP and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXCP or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXCP of MISTA register is set. 1'b0: TXCP of MISTA register is masked from Tx interrupt generation. 1'b1: TXCP of MISTA register can participate in Tx interrupt generation.
[17]	EnTXEMP	<b>Enable Transmit FIFO Underflow Interrupt</b> The EnTXEMP controls the TXEMP interrupt generation. If TXEMP of MISTA register is set, and both EnTXEMP and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXEMP or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXEMP of MISTA register is set. 1'b0: TXEMP of MISTA register is masked from Tx interrupt generation. 1'b1: TXEMP of MISTA register can participate in Tx interrupt generation.
		Publication Release Date: Jun. 18, 2010 129 Revision: A4



Bits	Descriptions	
[16]	EnTXINTR	<ul> <li>Enable Transmit Interrupt</li> <li>The EnTXINTR controls the Tx interrupt generation.</li> <li>If EnTXINTR is enabled and TXINTR of MISTA register is high, EMC generates the Tx interrupt to CPU. If EnTXINTR is disabled, no Tx interrupt is generated to CPU even the status bits 17~24 of MISTA are set and the corresponding bits of MIEN are enabled. In other words, if S/W wants to receive Tx interrupt from EMC, this bit must be enabled. And, if S/W doesn't want to receive any Tx interrupt from EMC, disables this bit.</li> <li>1'b0: TXINTR of MISTA register is masked and Tx interrupt generation is disabled.</li> <li>1'b1: TXINTR of MISTA register is unmasked and Tx interrupt generation is enabled.</li> </ul>
[14]	EnCFR	Enable Control Frame Receive Interrupt The EnCFR controls the CFR interrupt generation. If CFR of MISTA register is set, and both EnCFR and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnCFR or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the CFR of MISTA register is set. 1'b0: CFR of MISTA register is masked from Rx interrupt generation. 1'b1: CFR of MISTA register can participate in Rx interrupt generation.
[11]	EnRxBErr	<b>Enable Receive Bus Error Interrupt</b> The EnRxBErr controls the RxBerr interrupt generation. If RxBErr of MISTA register is set, and both EnRxBErr and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRxBErr or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RxBErr of MISTA register is set. 1'b0: RxBErr of MISTA register is masked from Rx interrupt generation. 1'b1: RxBErr of MISTA register can participate in Rx interrupt generation.
[10]	EnRDU	Enable Receive Descriptor Unavailable Interrupt The EnRDU controls the RDU interrupt generation. If RDU of MISTA register is set, and both EnRDU and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRDU or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RDU of MISTA register is set. 1'b0: RDU of MISTA register is masked from Rx interrupt generation. 1'b1: RDU of MISTA register can participate in Rx interrupt generation.
[9]	EnDEN	Enable DMA Early Notification Interrupt The EnDEN controls the DENI interrupt generation. If DENI of MISTA register is set, and both EnDEN and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnDEN or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the DENI of MISTA register is set. 1'b0: DENI of MISTA register is masked from Rx interrupt generation. 1'b1: DENI of MISTA register can participate in Rx interrupt generation.
		Publication Release Date: Jun. 18, 2010 130 Revision: A4



Bits	Description	5				
[8]	EnDFO	<b>Enable Maximum Frame Length Interrupt</b> The EnDFO controls the DFOI interrupt generation. If DFOI of MISTA register is set, and both EnDFO and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnDFO or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the DFOI of MISTA register is set. 1'b0: DFOI of MISTA register is masked from Rx interrupt generation. 1'b1: DFOI of MISTA register can participate in Rx interrupt generation.				
[7]	EnMMP	<ul> <li>Enable More Missed Packet Interrupt</li> <li>The EnMMP controls the MMP interrupt generation. If MMP of MISTA register is set, and both EnMMP and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnMMP or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the MMP of MISTA register is set.</li> <li>1'b0: MMP of MISTA register is masked from Rx interrupt generation.</li> <li>1'b1: MMP of MISTA register can participate in Rx interrupt generation.</li> </ul>				
[6]	EnRP	Enable Runt Packet Interrupt The EnRP controls the RP interrupt generation. If RP of MISTA register is set, and both EnRP and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRP or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RP of MISTA register is set. 1'b0: RP of MISTA register is masked from Rx interrupt generation. 1'b1: RP of MISTA register can participate in Rx interrupt generation.				
[5]	EnALIE	Enable Alignment Error Interrupt The EnALIE controls the ALIE interrupt generation. If ALIE of MISTA register is set, and both EnALIE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnALIE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the ALIE of MISTA register is set. 1'b0: ALIE of MISTA register is masked from Rx interrupt generation. 1'b1: ALIE of MISTA register can participate in Rx interrupt generation.				
[4]	EnRXGD	Enable Receive Good Interrupt The EnRXGD controls the RXGD interrupt generation. If RXGD of MISTA register is set, and both EnRXGD and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRXGD or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RXGD of MISTA register is set. 1'b0: RXGD of MISTA register is masked from Rx interrupt generation. 1'b1: RXGD of MISTA register can participate in Rx interrupt generation.				
[3]	EnPTLE	Enable Packet Too Long Interrupt The EnPTLE controls the PTLE interrupt generation. If PTLE of MISTA register is set, and both EnPTLE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnPTLE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the PTLE of MISTA register is set. 1'b0: PTLE of MISTA register is masked from Rx interrupt generation. 1'b1: PTLE of MISTA register can participate in Rx interrupt generation.				



Bits	Descriptions	
[2]	EnRXOV	<b>Enable Receive FIFO Overflow Interrupt</b> The EnRXOV controls the RXOV interrupt generation. If RXOV of MISTA register is set, and both EnRXOV and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRXOV or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RXOV of MISTA register is set. 1'b0: RXOV of MISTA register is masked from Rx interrupt generation. 1'b1: RXOV of MISTA register can participate in Rx interrupt generation.
[1]	EnCRCE	<b>Enable CRC Error Interrupt</b> The EnCRCE controls the CRCE interrupt generation. If CRCE of MISTA register is set, and both EnCRCE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnCRCE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the CRCE of MISTA register is set. 1'b0: CRCE of MISTA register is masked from Rx interrupt generation. 1'b1: CRCE of MISTA register can participate in Rx interrupt generation.
[0]	EnRXINTR	<ul> <li>Enable Receive Interrupt</li> <li>The EnRXINTR controls the Rx interrupt generation.</li> <li>If EnRXINTR is enabled and RXINTR of MISTA register is high, EMC generates the Rx interrupt to CPU. If EnRXINTR is disabled, no Rx interrupt is generated to CPU even the status bits 1~14 of MISTA are set and the corresponding bits of MIEN are enabled. In other words, if S/W wants to receive Rx interrupt from EMC, this bit must be enabled. And, if S/W doesn't want to receive any Rx interrupt from EMC, disables this bit.</li> <li>1'b0: RXINTR of MISTA register is masked and Rx interrupt generation is disabled.</li> <li>1'b1: RXINTR of MISTA register is unmasked and Rx interrupt generation is enabled.</li> </ul>





#### MAC Interrupt Status Register (MISTA)

The MISTA keeps much EMC statuses, like frame transmission and reception status, internal FIFO status and also NATA processing status. The statuses kept in MISTA will trigger the reception or transmission interrupt. The MISTA is a write clear register and write 1 to corresponding bit clears the status and also clears the interrupt.

Register	Address	R/W	Description	Reset Value
MISTA	0xB000_30B0	R/W	MAC Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
	AL	TxBErr					
23	22	21	20	19	18	17	16
TDU	LC	TXABT	NCS	EXDEF	ТХСР	TXEMP	TXINTR
15	14	13	12	11	10	9	8
Reserved	CFR	Reserved		RxBErr	RDU	DENI	DFOI
7	6	5	4	3	2	1	0
MMP	RP	ALIE	RXGD	PTLE	RXOV	CRCE	RXINTR

Bits	Descriptions	S
[24]	TxBErr	<ul> <li>Transmit Bus Error Interrupt The TxBErr high indicates the memory controller replies ERROR response while EMC access system memory through TxDMA during packet transmission process. Reset EMC is recommended while TxBErr status is high. If the TxBErr is high and EnTxBErr of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TxBErr status. 1'b0: No ERROR response is received. 1'b1: ERROR response is received.</li></ul>
[23]	TDU	Transmit Descriptor Unavailable InterruptThe TDU high indicates that there is no available Tx descriptor for packettransmission and TxDMA will stay at Halt state. Once, the TxDMA enters theHalt state, S/W must issues a write command to TSDR register to makeTxDMA leave Halt state while new Tx descriptor is available.If the TDU is high and EnTDU of MIEN register is enabled, the TxINTR will behigh. Write 1 to this bit clears the TDU status.1'b0: Tx descriptor is available.1'b1: Tx descriptor is unavailable.
		Publication Release Date: Jun. 18, 2010 133 Revision: A4



Bits	Descriptions	
[22]	LC	Late Collision Interrupt The LC high indicates the collision occurred in the outside of 64 bytes collision window. This means after the 64 bytes of a frame has transmitted out to the network, the collision still occurred. The late collision check will only be done while EMC is operating on half-duplex mode. If the LC is high and EnLC of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the LC status. 1'b0: No collision occurred in the outside of 64 bytes collision window. 1'b1: Collision occurred in the outside of 64 bytes collision window.
[21]	ТХАВТ	Transmit Abort Interrupt The TXABT high indicates the packet incurred 16 consecutive collisions during transmission, and then the transmission process for this packet is aborted. The transmission abort is only available while EMC is operating on half-duplex mode. If the TXABT is high and EnTXABT of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXABT status. 1'b0: Packet doesn't incur 16 consecutive collisions during transmission. 1'b1: Packet incurred 16 consecutive collisions during transmission.
[20]	NCS	No Carrier Sense Interrupt The NCS high indicates the MII I/F signal CRS doesn't active at the start of or during the packet transmission. The NCS is only available while EMC is operating on half-duplex mode. If the NCS is high and EnNCS of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the NCS status. 1'b0: CRS signal actives correctly. 1'b1: CRS signal doesn't active at the start of or during the packet transmission.
[19]	EXDEF	<ul> <li>Defer Exceed Interrupt The EXDEF high indicates the frame waiting for transmission has deferred over 0.32768ms on 100Mbps mode, or 3.2768ms on 10Mbps mode. The deferral exceed check will only be done while bit NDEF of MCMDR is disabled, and EMC is operating on half-duplex mode. If the EXDEF is high and EnEXDEF of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the EXDEF status. 1'b0: Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps). 1'b1: Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps). </li> </ul>
[18]	ТХСР	<b>Transmit Completion Interrupt</b> The TXCP indicates the packet transmission has completed correctly. If the TXCP is high and EnTXCP of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXCP status. 1'b0: The packet transmission doesn't complete. 1'b1: The packet transmission has completed.



Bits	Description	IS
[17]	ТХЕМР	Transmit FIFO Underflow InterruptThe TXEMP high indicates the TxFIFO underflow occurred during packettransmission. While the TxFIFO underflow occurred, the EMC will retransmitthe packet automatically without S/W intervention. If the TxFIFO underflowoccurred often, it is recommended that modify TxFIFO threshold control, theTxTHD of FFTCR register, to higher level.If the TXEMP is high and EnTXEMP of MIEN register is enabled, the TxINTRwill be high. Write 1 to this bit clears the TXEMP status.1'b0: No TxFIFO underflow occurred during packet transmission.1'b0: TxFIFO underflow occurred during packet transmission.
[16]	TXINTR	<ul> <li>Transmit Interrupt The TXINTR indicates the Tx interrupt status. If TXINTR high and its corresponding enable bit, EnTXINTR of MISTA register, is also high indicates the EMC generates Tx interrupt to CPU. If TXINTR is high but EnTXINTR of MISTA is disabled, no Tx interrupt is generated. The TXINTR is a logic OR result of the bits 17~24 in MISTA register do logic AND with the corresponding bits in MIEN register. In other words, if one of the bits 17~24 in MISTA register is high and its corresponding enable bit in MIEN register is also enabled, the TXINTR will be high. Because the TXINTR is a logic OR result, clears bits 17~24 of MISTA register makes TXINTR be cleared, too. 1'b0: No status of bits 17~24 in MISTA is set or no enable of bits 17~24 in MIEN is turned on. 1'b1: At least one status of bits 17~24 in MISTA is set and its corresponding enable bit is turned on.</li> </ul>
[14]	CFR	<ul> <li>Control Frame Receive Interrupt</li> <li>The CFR high indicates EMC receives a flow control frame. The CFR only available while EMC is operating on full duplex mode.</li> <li>If the CFR is high and EnCFR of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the CFR status.</li> <li>1'b0: The EMC doesn't receive the flow control frame.</li> <li>1'b1: The EMC receives a flow control frame.</li> </ul>
[11]	RxBErr	Receive Bus Error Interrupt The RxBErr high indicates the memory controller replies ERROR response while EMC access system memory through RxDMA during packet reception process. Reset EMC is recommended while RxBErr status is high. If the RxBErr is high and EnRxBErr of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RxBErr status. 1'b0: No ERROR response is received. 1'b1: ERROR response is received.
		Publication Release Date: Jun. 18, 2010 135 Revision: A4



Bits	Descriptions						
[10]	RDU	Receive Descriptor Unavailable InterruptThe RDU high indicates that there is no available Rx descriptor for packetreception and RxDMA will stay at Halt state. Once, the RxDMA enters the Haltstate, S/W must issues a write command to RSDR register to make RxDMAleave Halt state while new Rx descriptor is available.If the RDU is high and EnRDU of MIEN register is enabled, the RxINTR will behigh. Write 1 to this bit clears the RDU status.1'b0: Rx descriptor is available.1'b1: Rx descriptor is unavailable.					
[9]	DENI	<ul> <li>DMA Early Notification Interrupt</li> <li>The DENI high indicates the EMC has received the Length/Type field of the incoming packet.</li> <li>If the DENI is high and EnDENI of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the DENI status.</li> <li>1'b0: The Length/Type field of incoming packet has not received yet.</li> <li>1'b1: The Length/Type field of incoming packet has received.</li> </ul>					
[8]	DFOI	<ul> <li>Maximum Frame Length Interrupt The DFOI high indicates the length of the incoming packet has exceeded the length limitation configured in DMARFC register and the incoming packet is dropped. If the DFOI is high and EnDFO of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the DFOI status. 1'b0: The length of the incoming packet doesn't exceed the length limitation configured in DMARFC. 1'b1: The length of the incoming packet has exceeded the length limitation configured in DMARFC.</li></ul>					
[7]	ММР	More Missed Packet Interrupt The MMP high indicates the MPCNT, Missed Packet Count, has overflow. If the MMP is high and EnMMP of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the MMP status. 1'b0: The MPCNT has not rolled over yet. 1'b1: The MPCNT has rolled over yet.					
[6]	RP	Runt Packet InterruptThe RP high indicates the length of the incoming packet is less than 64 bytesand, the packet is dropped. If the ARP of MCMDR register is set, the shortpacket is regarded as a good packet and RP will not be set.If the RP is high and EnRP of MIEN register is enabled, the RxINTR will behigh. Write 1 to this bit clears the RP status.1'b0: The incoming frame is not a short frame or S/W wants to receive a1'b1: The incoming frame is a short frame and dropped.					
	6	Publication Release Date: Jun. 18, 2010 136 Revision: A4					



Bits	Descriptions						
[5]	ALIE	<ul> <li>Alignment Error Interrupt</li> <li>The ALIE high indicates the length of the incoming frame is not a multiple of byte. If the ALIE is high and EnALIE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the ALIE status.</li> <li>1'b0: The frame length is a multiple of byte.</li> <li>1'b1: The frame length is not a multiple of byte.</li> </ul>					
[4]	RXGD	Receive Good InterruptThe RXGD high indicates the frame reception has completed.If the RXGD is high and EnRXGD of MIEN register is enabled, the RxINTR willbe high. Write 1 to this bit clears the RXGD status.1'b0: The frame reception has not complete yet.1'b1: The frame reception has completed.					
[3]	PTLE	<ul> <li>Packet Too Long Interrupt The PTLE high indicates the length of the incoming packet is greater than 1518 bytes and the incoming packet is dropped. If the ALP of MCMDR register is set, the long packet will be regarded as a good packet and PTLE will not be set. If the PTLE is high and EnPTLE of MIEN register is enabled, the RXINTR will be high. Write 1 to this bit clears the PTLE status. 1'b0: The incoming frame is not a long frame or S/W wants to receive a long frame. 1'b1: The incoming frame is a long frame and dropped.</li></ul>					
[2]	RXOV	Receive FIFO Overflow InterruptThe RXOV high indicates the RxFIFO overflow occurred during packetreception. While the RxFIFO overflow occurred, the EMC drops the currentreceiving packer. If the RxFIFO overflow occurred often, it is recommendedthat modify RxFIFO threshold control, the RxTHD of FFTCR register, to higherlevel.If the RXOV is high and EnRXOV of MIEN register is enabled, the RxINTR willbe high. Write 1 to this bit clears the RXOV status.1'b0: No RxFIFO overflow occurred during packet reception.1'b0: RxFIFO overflow occurred during packet reception.					
[1]	CRCE	CRC Error Interrupt The CRCE high indicates the incoming packet incurred the CRC error and the packet is dropped. If the AEP of MCMDR register is set, the CRC error packet will be regarded as a good packet and CRCE will not be set. If the CRCE is high and EnCRCE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the CRCE status. 1'b0: The frame doesn't incur CRC error. 1'b1: The frame incurred CRC error.					



Bits	Descriptions	
[0]	RXINTR	<ul> <li>Receive Interrupt The RXINTR indicates the Rx interrupt status. If RXINTR high and its corresponding enable bit, EnRXINTR of MISTA register, is also high indicates the EMC generates Rx interrupt to CPU. If RXINTR is high but EnRXINTR of MISTA is disabled, no Rx interrupt is generated. The RXINTR is a logic OR result of the bits 1~14 in MISTA register do logic AND with the corresponding bits in MIEN register. In other words, if one of the bits 1~14 in MISTA register is high and its corresponding enable bit in MIEN register is also enabled, the RXINTR will be high. Because the RXINTR is a logic OR result, clears bits 1~14 of MISTA register makes RXINTR be cleared, too. 1'b0: No status of bits 1~14 in MISTA is set or no enable of bits 1~14 in MIEN is turned on. 1'b1: At least one status of bits 1~14 in MISTA is set and its corresponding enable bit is turned on.</li></ul>





#### MAC General Status Register (MGSTA)

The MGSTA also keeps the statuses of EMC. But the statuses in the MGSTA will not trigger any interrupt. The MGSTA is a write clear register and write 1 to corresponding bit clears the status.

Register	Address	R/W	Description	Reset Value
MGSTA	0xB000_30B4	R/W	MAC General Status Register	0x0000_0000

					1. 1.00	Contract of the second s	
31	30	29	28	27	26	25	24
			Rese	erved	You was	- 4Q	
23	22	21	20	19	18	17	16
			Rese	erved		101 19	1
15	14	13	12	11	10	9	8
Reserved				TXHA	SQE	PAU	DEF
7	6	5	4	3	2	1	0
	CCNT				RFFull	RXHA	CFR

	Bits	Descriptions	
	[11]	ТХНА	<b>Transmission Halted</b> Default Value: 1'b0 The TXHA high indicates the next normal packet transmission process will be halted because the bit TXON of MCMDR is disabled be S/W. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be halted.
10	[10]	SQE	Signal Quality Error Default Value: 1'b0 The SQE high indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode. The SQE error check will only be done while both bit EnSQE of MCMDR is enabled and EMC is operating on 10Mbps half-duplex mode. 1'b0: No SQE error found at end of packet transmission. 1'b0: SQE error found at end of packet transmission.
	[9]	PAU	Transmission Paused Default Value: 1'b0 The PAU high indicates the next normal packet transmission process will be paused temporally because EMC received a PAUSE control frame, or S/W set bit SDPZ of MCMDR and make EMC to transmit a PAUSE control frame out. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be paused.
			Publication Release Date: Jun. 18, 2010 139 Revision: A4



Bits	Descriptions	
[8]	DEF	Deferred Transmission Default Value: 1'b0 The DEF high indicates the packet transmission has deferred once. The DEF is only available while EMC is operating on half-duplex mode. 1'b0: Packet transmission doesn't defer. 1'b1: Packet transmission has deferred once.
[7:4]	CCNT	<b>Collision Count</b> Default Value: 4'h0 The CCNT indicates the how many collisions occurred consecutively during a packet transmission. If the packet incurred 16 consecutive collisions during transmission, the CCNT will be 4'h0 and bit TXABT will be set to 1.
[2]	RFFull	<b>RxFIFO Full</b> Default Value: 1'b0The RFFull indicates the RxFIFO is full due to four 64-byte packets are kept inRxFIFO and the following incoming packet will be dropped.1'b0: The RxFIFO is not full.1'b1: The RxFIFO is full and the following incoming packet will be dropped.
[1]	RXHA	Receive Halted Default Value: 1'b0 The RXHA high indicates the next normal packet reception process will be halted because the bit RXON of MCMDR is disabled be S/W. 1'b0: Next normal packet reception process will go on. 1'b1: Next normal packet reception process will be halted.
[0]	CFR	Control Frame Received Default Value: 1'b0 The CFR high indicates EMC receives a flow control frame. The CFR only available while EMC is operating on full duplex mode. 1'b0: The EMC doesn't receive the flow control frame. 1'b1: The EMC receives a flow control frame.
		Publication Release Date: Jun. 18, 2010 Revision: A4



#### Missed Packet Count Register (MPCNT)

The MPCNT keeps the number of packets that were dropped due to various types of receive errors. The MPCNT is a read clear register. In addition, S/W also can write an initial value to MPCNT and the missed packet counter will start counting from that initial value. If the missed packet counter is overflow, the MMP of MISTA will be set.

Reg	Register		Address	R/W	Description			Reset Value	е	
MF	PCNT	0×	(B000_30B8	R/W	Missed Pa	cket Count I	Register	5	0x0000_7FFF	
-							S.	40		
	31		30	29	28	27	26	25	24	
					Rese	erved		AU		
	23		22	21	20	19	18	17	16	
					Rese	erved		6		
	15		14	13	12	11	10	9	8	
					Μ	РС			Car On	
	7		6	5	4	3	2	1	0	
					M	PC			Non Y	

c	<ul> <li>Miss Packet Count <ul> <li>Default Value: 16'h7FFF</li> <li>The MPC indicates the number of packets that were dropped due to types of receive errors. The following type of receiving error makes packet counter increase: <ul> <li>Incoming packet is incurred RxFIFO overflow.</li> <li>Incoming packet is dropped due to RXON is disabled.</li> </ul> </li> <li>Incoming packet is incurred CRC error.</li> </ul></li></ul>	
	Publication Release Date: Jun.	18, 2010
		Publication Release Date: Jun. 141 Rev

### 32-BIT ARM926EJ-S BASED MCU

#### MAC Receive Pause Count Register (MRPC)

The EMC of NUC910ABN supports the PAUSE control frame reception and recognition. If EMC received a PAUSE control frame, the operand field of the PAUSE control frame will be extracted and stored in the MRPC register. The MRPC register will keep the same while Tx of EMC is pausing due to the PAUSE control frame is received. The MRPC is read only and write to this register has no effect.

Reg	ister		Address	R/W	Descript	ion			Reset Va	lue
MRPC		0x	B000_30BC	R	MAC Rece	MAC Receive Pause Count Register			0x0000_0000	
							S.	40	_	
	31		30	29	28	27	26	25	24	
					Res	erved		AL	2	
	23		22	21	20	19	18	17	16	
					Res	erved		Ja.		
	15		14	13	12	11	10	9	8	
					M	RPC			Car Las	
	7		6	5	4	3	2	1	0	
					M	RPC			"and	

Bits	Descriptions	
[15:0]	MRPC	MAC Receive Pause Count Default Value: 16'h0 The MRPC keeps the operand field of the PAUSE control frame. It indicates how many slot time (512 bit time) the Tx of EMC will be paused.



### 32-BIT ARM926EJ-S BASED MCU

#### MAC Receive Pause Current Count Register (MRPCC)

The EMC of NUC910ABN supports the PAUSE control frame reception and recognition. If EMC received a PAUSE control frame, the operand field of the PAUSE control frame will be extracted and stored into a down count timer. The MRPCC shows the current value of that down count timer for S/W to know how long the Tx of EMC will be paused. The MRPCC is read only and write to this register has no effect.

	Reg	ister		Address	R/W	Descriptio	n			Reset Valu	ue
	MRPCC		0x	B000_30C0	R	MAC Receiv	MAC Receive Pause Current Count Register			0x0000_0000	
-								S.	40		
		31		30	29	28	27	26	25	24	
						Rese	erved		AL	2	
		23		22	21	20	19	18	17	16	
						Rese	erved		10		
		15		14	13	12	11	10	9	8	
						MR	PCC			COL Ves	
		7		6	5	4	3	2	1	0	
						MR	PCC			"ALY	

Bits	Descriptions	
[15:0]	MRPCC	MAC Receive Pause Current Count Default Value: 16'h0 The MRPCC shows the current value of that down count timer. If a new PAUSE control frame is received before the timer count down to zero, the new operand of the PAUSE control frame will be stored into the down count timer and the timer starts count down from the new value.

### 32-BIT ARM926EJ-S BASED MCU

#### MAC Remote Pause Count Register (MREPC)

The EMC of NUC910ABN supports the PAUSE control frame transmission. After the PAUSE control frame is transmitted out completely, a timer starts to count down from the value of operand of the transmitted PAUSE control frame. The MREPC shows the current value of this down count timer. The MREPC is read only and write to this register has no effect.

Register		Address	R/W	Descriptio	n			Reset Val	ue
MRI	EPC	0xB000_30C	4 R	MAC Remo	te Pause Co	unt Register	5	0x0000_00	000
_						S.	40		
	31	30	29	28	27	26	25	24	
				Rese	erved		AU		
	23	22	21	20	19	18	17	16	
				Rese	erved		0		
	15	14	13	12	11	10	9	8	
				MR	EPC			Sol Les	
	7	6	5	4	3	2	1	0	
				MR	EPC			"and	

Bits	Descriptions	
[15:0]	MREPC	MAC Remote Pause Count Default Value: 16'h0 The MREPC shows the current value of the down count timer that starts to count down from the value of operand of the transmitted PAUSE control frame.



#### DMA Receive Frame Status Register (DMARFS)

The DMARFS is used to keep the Length/Type field of each incoming Ethernet packet. This register is writing clear and writes 1 to corresponding bit clears the bit.

Register	Address	R/W	Description	Reset Value
DMARFS	0xB000_30C8	R/W	DMA Receive Frame Status Register	0x0000_0000

					193/ 1	Contract of the second s	
31	30	29	28	27	26	25	24
			Rese	rved	S.	- 4Q -	
23	22	21	20	19	18	17	16
			Rese	rved		AN CE	2
15	14	13	12	11	10	9	8
			RXI	FLT		(O)	~/~
7	6	5	4	3	2	1	0
			RX	FLT		6	97 6
							A767

Bits	Descriptions	
[15:0]	RXFLT	<b>Receive Frame Length/Type</b> Default Value: 16'h0 The RXFLT keeps the Length/Type field of each incoming Ethernet packet. If the bit EnDEN of MIEN is enabled and the Length/Type field of incoming packet has received, the bit DENI of MISTA will be set and trigger interrupt. And, the content of Length/Type field will be stored in RXFLT.





#### Current Transmit Descriptor Start Address Register (CTXDSA)

Register	Address	R/W	Descrip	tion				Reset V	/alue
CTXDSA	0xB000_30CC	R	Current Register	Transmit	Descriptor	Start	Address	0x0000_	_0000

31         30         29         28         27         26         25         24           CTXDSA           23         22         21         20         19         18         17         16           CTXDSA           15         14         13         12         11         10         9         8           CTXDSA						921		
23         22         21         20         19         18         17         16           CTXDSA           15         14         13         12         11         10         9         8	31	30	29	28	27	26	25	24
CTXDSA 15 14 13 12 11 10 9 8				СТХ	DSA	S.	- 4Q -	
15 14 13 12 11 10 9 8	23	22	21	20	19	18	17	16
	CTXDSA							
CTXDSA	15	14	13	12	11	10	9	8
				СТХ	DSA		(O)	-/2
7 6 5 4 3 2 1 0	7	6	5	4	3	2	1	0
CTXDSA				СТХ	DSA		5	Sh D

Bits	Descriptions	
		Current Transmit Descriptor Start Address Default Value: 32'h0
[31:0]	CTXDSA	The CTXDSA keeps the start address of Tx descriptor that is used by TxDMA currently. The CTXDSA is read only and write to this register has no effect.





#### Current Transmit Buffer Start Address Register (CTXBSA)

Reg	egister Address R/			R/W	Description				Reset Value	
СТХ	CTXBSA 0xB000_30D0			R	Current Tra	ansmit Buffe	r Start Addre	ess Register	0x0000_0000	
	_					X	A Mark			
	31		30	29	28	27	26	25	24	
				СТХ	(BSA	CS I	0			
	23		22	21	20	19	18	17	16	
	CTXBSA				o Co					
	15		14	13	12	11	10	9	8	
	CTXBSA						25			
7			6	5	4	3	2	1	0	
					СТХ	(BSA		YON.	(N)	
								1.2.2		

Bits	Descriptions	
[31:0]	CTXBSA	Current Transmit Buffer Start Address Default Value: 32'h0 The CTXDSA keeps the start address of Tx frame buffer that is used by TxDMA currently. The CTXBSA is read only and write to this register has no effect.





#### **Current Receive Descriptor Start Address Register (CRXDSA)**

Rec	gister	Address	R/W	Descriptio	n			Reset Value	
	XDSA	0xB000_30D4	R	Current R Register	0x0000_0000				
	31	30	29	28	27	26	25	24	]
				CRX	<b>DSA</b>	90n	$\langle \gamma \rangle_{r}$		
	23	22	21	20	19	18	17	16	
				CRX	DSA				
	15	14	13	12	11	10	9	8	
				CRX	DSA		62	2)~	
	7	6	5	4	3	2	1	0	
				CRX	DSA		20	0	
	-						6.0	No. Contraction	

Bits	Descriptions	
		Current Receive Descriptor Start Address Default Value: 32'h0
[31:0]	CRXDSA	The CRXDSA keeps the start address of Rx descriptor that is used by RxDMA currently. The CRXDSA is read only and write to this register has no effect.





#### **Current Receive Buffer Start Address Register (CRXBSA)**

Reg	ister		Address	R/W	Description Rese					Value
CR۷	(BSA	0x	(B000_30D8	R	Current Re	ceive Buffer	Start Addres	ss Register	0x0000	_0000
						X	A Par			
	31		30	29	28	27	26	25	24	
	CRXBSA					0				
	23		22	21	20	19	18	17	16	
	CRXBSA									
	15	1	14	13	12	11	10	9	8	
	CRXBSA						5			
	7		6	5	4	3	2	1	0	
					CRX	(BSA		JON .	(N)	
								CAS I	600	

Bits	Descriptions	
		Current Receive Buffer Start Address Default Value: 32'h0
[31:0]	CRXBSA	The CRXBSA keeps the start address of Rx frame buffer that is used by RxDMA currently. The CRXBSA is read only and write to this register has no effect.



#### 7.5.4 **Operation Notes**

#### **MII Management Interface**

The operation mode between EMC and external PHY must be identically. Consequently, S/W has to access control register of external PHY through MII management interface to get operation information of PHY. To issue MII management command to access external PHY, the MIID and MIIDA registers can be used. And, while using MII management interface, the EnMDC of MCMDR register must be set to high.

#### EMC Initial

If S/W wants to enable EMC for packet transmission and reception, the TXON and RXON of MCMDR register must be enabled. But, before enabling TXON and RXON, the following issues must be noted.

For packet transmission, the Tx descriptor link list and Tx frame buffer must be prepared and TXDLSA must be configured.

For incoming packet destination MAC address recognition, the CAMCMR, CAMEN, CAMXM and CAMXL registers must be configured. For incoming packet's buffering, the Rx descriptor link list and Rx frame buffer must be prepared and RXDLSA register must be configured.

Besides, the interrupt status that S/W wants to know must be enabled through MIEN register.

Finally, the EMC operation mode control bits of MCMDR must be configured and TXON and RXON must be enabled.

#### MAC Interrupt Status Register (MISTA)

The MISTA register keeps the status of EMC operation. It is recommended that S/W must enable four interrupt statuses at least. They are TxBErr, RxBErr, TDU and RDU.

While EMC accesses memory, it reports the memory error through TxBErr or TxBErr status. If any of them actives, the reset EMC is recommended.

For packet transmission, a valid Tx descriptor is required, and for packet reception, a valid Rx one is. If EMC cannot find a valid Tx or Rx descriptor, it sets TDU or RDU to high respectively. After S/W releases a valid Tx or Rx descriptor to EMC, writing TSDR or RSDR register to enable packet transmission and reception again is needed.

#### **Pause Control Frame Transmission**

The EMC support the PAUSE control frame transmission for flow control while EMC is operating on fullduplex mode. The register CAM13M, CAM13L, CAM14M, CAM14L, CAM15M and CAM15L are designed for this purpose.

For PAUSE control frame transmission, first, S/W must configure destination MAC address of control frame into the register pair {CAM13M, CAM13L}, source MAC address into the register pair {CAM14M, CAM14L}, and configure length/type, op-code and operand of control frame into the register pair {CAM15M, CAM15L}. The bit CAM13EN, CAM14EN and CAM15EN of CAMEN register are also needed be enabled. Then, set bit SDPZ of MCMDR register to high to enable PAUSE control frame transmission. After the PAUSE control frame transmission completed, the SDPZ will be cleared automatically.

#### Internal Loop-back

If the LBK of MCMDR register is set, the EMC operates on internal loop-back mode. While EMC operates on internal loop-back mode, it also means EMC operates on full-duplex mode, and the value of FDUP of MCMDR register is ignored. Sol Of

# 32-BIT ARM926EJ-S BASED MCU

# 7.6 GDMA Controller

# 7.6.1 Overview & Features

The chip has a two-channel general DMA controller with or without descriptor fetch operation, called the GDMA. The two-channel GDMA performs the following data transfers without the CPU intervention:

- Memory-to-memory (memory to/from memory)
- Memory –to IO
- IO- to -memory

The on-chip GDMA can be started by the software or external DMA request nXDREQ0/1. Software can also be used to restart the GDMA operation after it has been stopped. The CPU can recognize the completion of a GDMA operation by software polling or when it receives an internal GDMA interrupt. The GDMA controller can increment source or destination address, decrement them as well, and conduct 8-bit (byte), 16-bit (half-word), or 32-bit (word) data transfers.

# 7.6.2 GDMA Non-Descriptor Functional Description

The GDMA directly transfers data between source and destination. The GDMA starts to transfer data after it receives service requests from nXDREQ0/1 signal or software. When the entire data have been transferred completely, the GDMA becomes idle. Nevertheless, if another transfer is needed, then the GDMA must be programmed again. There are three transfer modes:

#### Single Mode

Single mode requires a GDMA request for each data transfer. A GDMA request (nXDREQ0/1 or software) causes one byte, one half-word, or one word to transfer if the 4-data burst mode is disabled, or four times of transfer width is the 4-data burst mode is enabled.

#### Block Mode

The assertion of a single GDMA request causes all of the data to be transferred in a single operation. The GDMA transfer is completed when the current transfer count register reaches zero.

#### Demand Mode

The GDMA continues transferring data until the GDMA request input nXDREQ0/1 becomes inactive.

# 32-BIT ARM926EJ-S BASED MCU

# 7.6.3 GDMA Descriptor Functional Description

The descriptor-fetch function works when run-bit (bit-3) is set and non-dsptrmode-bit (bit-2) is cleared in Descriptor Register (GDMA\_DADRx) and the GDMA\_CTLx bit setting as following table. The Non-descriptor-fetch function works when software triggers the [softreq] bit (bit-16) and the [gdmaen] bit (bit-0) in GDMA\_CTLx Register. If the [softreq] set to zero and the [GDMAMS] (bit2-3) set as 01 or 10 will start the I/O to memory function. Software can also be used to restart the GDMA operation after it has been stopped. The CPU can recognize the completion of a GDMA operation by software polling or when it receives an internal GDMA interrupt. The GDMA controller can increase source or destination address, decrease them as well, and conduct 8-bit (byte), 16-bit (half-word), or 32-bit (word) data transfers.

<b>Operation Mode</b>	relevant to	enable bit
-----------------------	-------------	------------


Mode	Enable bit
Non-Descriptor Mode with SW Enable	GDMA_CTLx : gdmaen[0] softreq[16] gdmams[3:2]
Non-Descriptor Mode with I/O Enable	GDMA_CTLx : gdmaen[0] gdmams[3:2]
Descriptor Mode with SW Enable	GDMA_DADRx : run[3] non-dsptrmode[2];
	GDMA_CTLx in Descriptor List : gdmaen[0] gdmams[3:2]
Descriptor Mode with I/O Enable	GDMA_DADRx : run[3] non-dsptrmode[2];
	GDMA_CTLx in Descriptor List : gdmaen[0] gdmams[3:2]



# 32-BIT ARM926EJ-S BASED MCU

#### **Descriptor Fetch Function** 7.6.3.1

The Illustration of Descriptor list fetches:



Single Channel Docorintor

GDMA\_DADRx[31:4] + 0x0C

# 32-BIT ARM926EJ-S BASED MCU

# Descriptor-based function (GDMA\_DADRx [NON\_DSPTRMODE] = 0) operate in the following condition:

#### Memory to Memory

- 1. Software can write a value 0x04 to current GDMA\_DADRx register to reset the register and disable Descriptor based function first.
- 2. Then software can program the bits of [Descriptor Address], [RUN], [NON\_DSPTRMODE] and [ORDEN] to the GDMA\_DADRx register to enable Descriptor based function. (The Descriptor can only work when the [RUN] [3] is set and [NON\_DSPTRMODE] [2] bit is cleared properly.)
- 3. After sets current GDMA\_DADRx register, the GDMA will fetch four-word information from memory immediately which contains the next Descriptor address, Source Address, Destination Address and Command information. (Command information consists of control and counter registers)
- NOTE: GDMA will read the descriptor list from memory such the diagram above and write back to GDMA internal register (next GDMA\_DADRx), GDMA\_SRCBx, GDMA\_DSTBx, GDMA\_CTLx and GDMA\_TCNTx registers. The most important one of write back is command information, which will separate some bits of command information into control and counter registers respectively. The first fourteen bits of the MSB of the Command information in Descriptor list will be written back to GDMA\_TCNTx register. The control register part of the Command information will update the GDMA\_CTLx register during every descriptor fetch. The allocation of command information is described at GDMA Register Descriptions.

				_					
31	30	29	28	27	26	25	24		
	GDMA_TCNTx[13:6] ← Command Info[31:24]								
23	22	21	20	19	18	17	16		
	GDMA_TC	NTx[5:0] ← Cor	nmand Info[	23:18]		BLOCK	SOFTREQ		
15	14	13	12	11	10	9	8		
T\	NS	RESERVED		D_INTS	D_INTS	RESE	RVED		
7	6	5	4	3	2	1	0		
SAFIX	DAFIX	SADIR	DADIR	GDM	AMS	BME	GDMAEN		

#### The Allocation of Command Information in Descriptor List:

- 4. GDMA will depend on the information to request a bus ownership and start the data transfer when GDMA has gotten a bus grant from the arbiter, otherwise, it will wait until get bus grant. The data transfer direction is dependent on the Control register.
- 5. The GDMA transfers data and releases bus at every burst transfer. The GDMA will stop transfer for current descriptor when the counter is decreased to zero. The current GDMA\_DADRx will be updated by next GDMA\_DADRx at end of each descriptor transfer.
- 6. The GDMA is running consecutively unless the next GDMA\_DADRx[RUN] bit is zero or interrupt status bit of GDMA\_INTCS register is cleared. The CPU can recognize the completion of a GDMA descriptor fetch operation by polling the current GDMA\_DADRx[NON\_DSPTRMODE] bit or set the GDMA\_CTLx[D\_INTS] to receive a interrupt from GDMA.(Note: The recommendation is the [NON\_DSPTRMODE] bit in list is set at the same time)
- 7. When an error occurs in the descriptor operation, GDMA will clear [RUN] bit and stop channel operation immediately. Software can reset the channel, and sets the current GDMA\_DADRx [RUN] register to

# 32-BIT ARM926EJ-S BASED MCU

start again.

#### Memory to I/O and I/O to Memory

- 1. Software must set the [REQ\_ATV], [ACK\_ATV] and [GDMAMS] bits in GDMA\_CTLx register corresponding to I/O pin with pull high or pull low properly first, and then set the current GDMA\_DADRx to start the I/O to Memory with descriptor fetch transfer.
- 2. The descriptor lists stop transfer until the RUN bit was zero in descriptor list when external I/O request triggered once. The RUN bit can be set when external I/O request triggered again under the NON\_DSPTRMODE bit was zero in descriptor list. The trigger period of the external I/O has a timing limitation whatever the GDMA was in single or burst mode, and the periodic trigger of the external I/O must be less than 38 MCLK.
- 3. Each GDMA lists can operate after clearing interrupt status. The descriptor lists stop transfer until the RUN bit was zero or interrupt status was set.
- 4. The next Descriptor address, Source Address, Destination Address and Command information must be set properly in every Descriptor list. Especially, every bit of the Command information will update the GDMA\_CTLx and GDMA\_TCNTx registers at every initiation of descriptor list.

NOTE: The [BLOCK] bit of GDMA\_CTLx register is disabled when the descriptor mode of the I/O to memory is enabled.

NOTE: GDMA can change mode with following description:

Descriptor-fetch of each channel can be stopped until the current transfer list done. Software can change Descriptor mode to Non-Descritpor mode by writing 0x04 to GDMA\_DADRx register during the current descriptor transfer operating.

Non-Descriptor fetch can be stopped until current transfer count finished when software programs the GDMA\_CTLx register with gdmaen bit cleared or softreq cleared.

NOTE: Once software programs the current GDMA\_DADRx register, GDMA will fetch the descriptor list from memory and fill the data to next GDMA\_DADRx, current GDMA\_SRCBx, current GDMA\_DSTBx, current GDMA\_CTLx and current GDMA\_TCNTx registers automatically. The fourth word in descriptor list includes the information for GDMA\_CTLx and GDMA\_TCNTx registers.

NOTE: The descriptor fetch function only occurs when current GDMA\_DADRx [RUN] bit is set and GDMA\_DADRx [NON\_DSPTRMODE] is cleared. The current GDMA\_DADRx will be updated by next GDMA\_DADRx at every descriptor stops.

### 7.6.3.2 Ordering function in Descriptor fetch mode

This function determines the source of next descriptor address. If [ORDEN] is set, the GDMA controller fetches the next descriptor from current GDMA\_DADRx [Descriptor Address] + 16 bytes.

If this bit is cleared, GDMA fetches the next descriptor from the current GDMA\_DADRx [Descriptor Address].

GDMA\_DADRx [ORDEN] is only relevant to descriptor-fetch function (GDMA\_DADRx [NON\_DSPTRMODE] = 0).



#### 7.6.3.3 Channel Reset

The Channel reset is turned on when the bit-0 of GDMA\_DADRx is set. This function will clear all status and stop the descriptor based function relative to individual channel. The GDMA\_DADRx register value is 0x05h when reset bit is set.

### 7.6.3.4 Non-Descriptor Fetch Function

The non-descriptor-fetch function will take place when current GDMA\_DADRx [NON\_DSPTRMODE] is set and the GDMA\_DADRx register will have no any intention for the GDMA controller.

The default value of GDMA\_DADRx is 0x04. Software can clear GDMA\_DADRx with value 0x04 as well. In this mode, software should write a valid source address to the GDMA\_SRCBx register, a destination address to the GDMA\_DSTBx register, and a transfer count to the GDMA\_TCNTx register. Next, the GDMA\_CTLx of [gdmaen] and [softreq] bits must be set. A non-descriptor fetch is performed when bus granted. After transferring a number of bytes or words correspond with burst mode or not, the channel either waits for the next request or continues with the data transfer until the GDMA\_CTCNTx reaches zero. When GDMA\_CTCNTx reaches zero, the channel stops operation.

When an error occurs during the GDMA operation, the channel stops unless software clears the error condition and sets the GDMA\_CTLx of [gdmaen] and [softreq] bits field to start again.



# 7.6.4 GDMA Register Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Address	R/W	Description	Reset Value			
GDMA_BA = 0xB0	GDMA_BA = 0xB000_4000						
Channel 0							
GDMA_CTLO	0xB000_4000	R/W	Channel 0 Control Register	0x0000_0000			
GDMA_SRCB0	0xB000_4004	R/W	Channel 0 Source Base Address Register	0x0000_0000			
GDMA_DSTB0	0xB000_4008	R/W	Channel 0 Destination Base Address Register	0x0000_0000			
GDMA_TCNTO	0xB000_400C	R/W	Channel 0 Transfer Count Register	0x0000_0000			
GDMA_CSRC0	0xB000_4010	R	Channel 0 Current Source Address Register	0x0000_0000			
GDMA_CDST0	0xB000_4014	R	Channel 0 Current Destination Address Reg.	0x0000_0000			
GDMA_CTCNTO	0xB000_4018	R	Channel 0 Current Transfer Count Register	0x0000_0000			
GDMA_DADR0	0xB000_401C	R/W	Channel 0 Descriptor Address Register	0x0000_0004			
Channel 1		-	-	-			
GDMA_CTL1	0xB000_4020	R/W	Channel 1 Control Register	0x0000_0000			
GDMA_SRCB1	0xB000_4024	R/W	Channel 1 Source Base Address Register	0x0000_0000			
GDMA_DSTB1	0xB000_4028	R/W	Channel 1 Destination Base Address Register	0x0000_0000			
GDMA_TCNT1	0xB000_402C	R/W	Channel 1 Transfer Count Register	0x0000_0000			
GDMA_CSRC1	0xB000_4030	R	Channel 1 Current Source Address Register	0x0000_0000			
GDMA_CDST1	0xB000_4034	R	Channel 1 Current Destination Address Reg.	0x0000_0000			
GDMA_CTCNT1	0xB000_4038	R	Channel 1 Current Transfer Count Register	0x0000_0000			
GDMA_DADR1	0xB000_403C	R/W	Channel 1 Descriptor Address Register	0x0000_0004			
GDMA_INTBUFO	0xB000_4080	R	GDMA Internal Buffer Word 0	0x0000_0000			
GDMA_INTBUF1	0xB000_4084	R	GDMA Internal Buffer Word 1	0x0000_0000			
GDMA_INTBUF2	0xB000_4088	R	GDMA Internal Buffer Word 2	0x0000_0000			
GDMA_INTBUF3	0xB000_408C	R	GDMA Internal Buffer Word 3	0x0000_0000			
GDMA_INTBUF4	0xB000_4090	R	GDMA Internal Buffer Word 4	0x0000_0000			
GDMA_INTBUF5	0xB000_4094	R	GDMA Internal Buffer Word 5	0x0000_0000			
GDMA_INTBUF6	0xB000_4098	R	GDMA Internal Buffer Word 6	0x0000_0000			
GDMA_INTBUF7	0xB000_409C	R	GDMA Internal Buffer Word 7	0x0000_0000			
GDMA_INTCS	0xB000_40A0	R/W	Interrupt Control and Status Register (2 Channels)	0x0000_0000			



#### Channel 0/1 Control Register (GDMA\_CTL0, GDMA\_CTL1)

Register	Address R/W Description		Description	Reset Value
GDMA_CTL0	0xB000_4000	R/W	Channel 0 Control Register	0x0000_0000
GDMA_CTL1	0xB000_4020	R/W	Channel 1 Control Register	0x0000_0000

The control registers has two formats for descriptor fetch and non-descriptor fetch function respectively. The functionality of each control bit is described in following table.

#### 1. Non-Descriptor fetches Mode

31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
RESERVED	SABNDERR	DABNDERR	RESERVED	AUTOIEN	RESERVED	BLOCK	SOFTREQ	
15	14	13	12	11	10	9	8	
DM	RESERVED	τv	TWS			RESERVED	m de	
7	6	5	4	3	2	1	0	
SAFIX	DAFIX	SADIR	DADIR	GDM	AMS	BME	GDMAEN	

#### 2. Descriptor fetches Mode

31	30	29	28	27	26	25	24
	RESERVED						
23	22	21	20	19	18	17	16
RESERVED	SABNDERR	DABNDERR		RESERVED			SOFTREQ
15	14	13	12	11	10	9	8
RESE	RVED	TWS		RESERVED	D_INTS	RESE	RVED
7	6	5	4	3	2	1	0
SAFIX	DAFIX	SADIR	DADIR	GDM	AMS	BME	GDMAEN

NOTE:

- The bit [REQ\_ATV] and [ACK\_ATV] must be set first before using I/O to Memory mode with Descriptor fetch transfer. These two bits cannot do any setup in command information within descriptor list configuration. The [SABNDERR], [DABNDERR], [GDMAERR] can also be read at descriptor fetch mode.
- Regardless of GDMA operate in descriptor mode or non-descriptor mode, when transfer width is 16bit (half word) and the address with decrement function enable for starting source address or destination address or both are used should set the least two bit of addresses is 0xF.



Control Register of Non-Descriptor fetches Mode:

Bits	Descriptions	
[25]	REQ_ATV	<b>REQ_ATV [25]: nXDREQ High/Low active selection</b> If REQ_ATV [25] =0, nXDREQ is <b>LOW</b> active. If REQ_ATV [25] =1, nXDREQ is <b>HIGH</b> active.
[24]	ACK_ATV	ACK_ATV [24]: nXDACK High/Low active selection If ACK_ATV [24] =0, nXDACK is LOW active. If ACK_ATV [24] =1, nXDACK is HIGH active.
[22]	SABNDERR	Source Address Boundary Alignment Error FlagIf TWS [13:12]=10, GDMA_SRCB [1:0] should be 00If TWS [13:12]=01, GDMA_SRCB [0] should be 0Except the SADIR function enabled.The address boundary alignment should be depended on TWS [13:12].0 = the GDMA_SRCB is on the boundary alignment.1 = the GDMA_SRCB not on the boundary alignmentThe SABNDERR register bits just can be read only.
[21]	DABNDERR	Destination Address Boundary Alignment Error Flag         If TWS [13:12]=10, GDMA_DSTB [1:0] should be 00         If TWS [13:12]=01, GDMA_DSTB [0] should be 0         Except the SADIR function enabled.         The address boundary alignment should be depended on TWS [13:12].         0 = the GDMA_DSTB is on the boundary alignment.         1 = the GDMA_DSTB not on the boundary alignment         The DABNDERR register bits just can be read only.
[19]	AUTOIEN	Auto initialization Enable 0 = Disables auto initialization 1 = Enables auto initialization, the GDMA_CSRC0/1, GDMA_CDST0/1, and GDMA_CTCNT0/1 registers are updated by the GDMA_SRC0/1, GDMA_DST0/1, and GDMA_TCNT0/1 registers automatically when transfer is complete. GDMA will start another transfer when SOFTREQ set again.
[17]	BLOCK	Bus Lock 0 = Unlocks the bus during the period of transfer 1 = locks the bus during the period of transfer
[16]	SOFTREQ	<b>Software Triggered GDMA Request</b> Software can request the GDMA transfer service by setting this bit to 1. This bit is automatically cleared by hardware when the transfer is completed. This bit is available only while GDMAMS [3:2] register bits are set on software mode (memory to memory and memory to I/O).



Bits	Descriptions	
[15]	DM	Demand Mode 0 = Normal external GDMA mode 1 = When this bit is set to 1, the external GDMA operation is speeded up. When external GDMA device is operating in the demand mode, the GDMA transfers data as long as the external GDMA request signal nXDREQ0/1 is active. The amount of data transferred depends on how long the nXDREQ0/1 is active. When the nXDREQ0/1 is active and GDMA gets the bus in Demand mode, DMA holds the system bus until the nXDREQ0/1 signal becomes non-active. Therefore, the period of the active nXDREQ0/1 signal should be carefully tuned such that the entire operation does not exceed an acceptable interval (for example, in a DRAM refresh operation).
[13:12]	TWS	Transfer Width Select 00 = One byte (8 bits) is transferred for every GDMA operation 01 = One half-word (16 bits) is transferred for every GDMA operation 10 = One word (32 bits) is transferred for every GDMA operation 11 = Reserved The GDMA_SCRB and GDMA_DSTB should be alignment under the TWS selection
[11]	SBMS	<ul> <li>Single/Block Mode Select</li> <li>0 = Selects single mode. It requires an external GDMA request for every incurring GDMA operation.</li> <li>1 = Selects block mode. It requires a single external GDMA request during the atomic GDMA operation. An atomic GDMA operation is defined as the sequence of GDMA operations until the transfer count register reaches zero.</li> </ul>
[7]	SAFIX	<ul> <li>Source Address Fixed</li> <li>0 = Source address is changed during the GDMA operation</li> <li>1 = Do not change the destination address during the GDMA operation. This feature can be used when data were transferred from a single source to multiple destinations.</li> </ul>
[6]	DAFIX	<ul> <li>Destination Address Fixed</li> <li>0 = Destination address is changed during the GDMA operation</li> <li>1 = Do not change the destination address during the GDMA operation. This feature can be used when data were transferred from multiple sources to a single destination.</li> </ul>
[5]	DADIR	Source Address Direction 0 = Source address is incremented successively 1 = Source address is decremented successively
[4]	DADIR	Destination Address Direction 0 = Destination address is incremented successively 1 = Destination address is decremented successively



Bits	Descriptions	
[3:2]	GDMAMS	GDMA Mode Select 00 = Software mode (memory-to-memory) 01 = External nXDREQ0 mode for external device (I/O to Memory) 10 = External nXDREQ1 mode for external device (I/O to Memory) 11 = Reserved
[1]	BME	Burst Mode Enable 0 = Disables the 8-data burst mode 1 = Enables the 8-data burst mode If there are 8 words to be transferred, and the BME [1] =1, the GDMA_TCNTx should be 0x01. However, if BME [1] =0, the GDMA_TCNTx should be 0x08. It has to set BME [1] = 0 for I/O device access.
[0]	GDMAEN	GDMA Enable 0 = Disables the GDMA operation 1 = Enables the GDMA operation; this bit will be clear automatically when the transfer is complete on AUTOIEN [19] register bit is on Disable mode. Note: When operate in Non-Descriptor mode, this bit determines the Memory-to Memory, Memory-to-I/O and I/O-to-Memory operation or not. When operate in Descriptor mode, this bit is determined in descriptor list. Note: Channel reset will clear this bit.

#### Descriptor fetches mode of Control Register:

Bits	Descriptions	
[25]	REQ_ATV	<b>REQ_ATV [25]: External nXDREQ High/Low active selection</b> If REQ_ATV [25] =0, nXDREQ is LOW active. If REQ_ATV [25] =1, nXDREQ is HIGH active. Default value : 0
[24]	ACK_ATV	ACK_ATV [24]: External nXDACK High/Low active selection If ACK_ATV [24] =0, nXDACK is LOW active. If ACK_ATV [24] =1, nXDACK is HIGH active. Default value : 0
[22]	SABNDERR	Source Address Boundary Alignment Error Flag If TWS [13:12]=10, GDMA_SRCB [1:0] should be 00 If TWS [13:12]=01, GDMA_SRCB [0] should be 0 Except the SADIR function enabled. The address boundary alignment should be depended on TWS [13:12]. 0 = the GDMA_SRCB is on the boundary alignment. 1 = the GDMA_SRCB not on the boundary alignment The SABNDERR register bits just can be read only.
		Publication Release Date: Jun. 18, 2010 161 Revision: A4



Bits	Descriptions					
[21]	DABNDERR	<ul> <li>Destination Address Boundary Alignment Error Flag</li> <li>If TWS [13:12]=10, GDMA_DSTB [1:0] should be 00</li> <li>If TWS [13:12]=01, GDMA_DSTB [0] should be 0</li> <li>Except the DADIR function enabled.</li> <li>The address boundary alignment should be depended on TWS [13:12].</li> <li>0 = the GDMA_DSTB is on the boundary alignment.</li> <li>1 = the GDMA_DSTB not on the boundary alignment</li> <li>The DABNDERR register bits just can be read only.</li> </ul>				
[17]	BLOCK	Bus Lock 0 = Unlocks the bus during the period of transfer 1 = locks the bus during the period of transfer				
[13:12 ]	TWS	Transfer Width Select00 = One byte (8 bits) is transferred for every GDMA operation01 = One half-word (16 bits) is transferred for every GDMA operation10 = One word (32 bits) is transferred for every GDMA operation11 = ReservedThe GDMA_SCRB and GDMA_DSTB should be alignment under the TWS selection				
[10]	D_INTS	<ul> <li>Descriptor Fetch Mode Interrupt Select</li> <li>0 = The interrupt will take place at every end of descriptor fetch transfer.</li> <li>1 = The interrupt only take place at the last descriptor fetch transfer.</li> <li>NOTE: this bit is only available in descriptor mode and lists intention.</li> </ul>				
[7]	SAFIX	<b>Source Address Fixed</b> 0 = Source address is changed during the GDMA operation 1 = Do not change the source address during the GDMA operation. This feature can be used when data were transferred from a single source to multiple destinations.				
[6]	DAFIX	<b>Destination Address Fixed</b> 0 = Destination address is changed during the GDMA operation 1 = Do not change the destination address during the GDMA operation. This feature can be used when data were transferred from multiple sources to a single destination.				
[5]	SADIR	Source Address Direction 0 = Source address is incremented successively 1 = Source address is decremented successively				
[4]	DADIR	Destination Address Direction 0 = Destination address is incremented successively 1 = Destination address is decremented successively				
[3:2]	GDMAMS	GDMA Mode Select 00 = Software mode (Memory-to-Memory) 01 = External nXDREQ0 mode for external device(I/O-to-Memory) 10 = External nXDREQ1 mode for external device(I/O-to-Memory) 11 = Reserved				



Bits	Descriptions	
[1]	BME	Burst Mode Enable 0 = Disables the 8-data burst mode 1 = Enables the 8-data burst mode FF there are 8 words to be transferred, and BME [1]=1, the GDMA_TCNT should be 0x01; However, if BME [1] =0, the GDMA_TCNT should be 0x08. It has to set BME [1] = 0 for I/O device access.
[0]	GDMAEN	GDMA Enable 0 = Disables the GDMA operation 1 = Enables the GDMA operation; this bit will be clear automatically when the transfer is complete on AUTOIEN [19] register bit is on Disable mode. When operate in Non-Descriptor mode, this bit determines the Memory-to- Memory, Memory-to-I/O and I/O-to-Memory operation or not. When operate in Descriptor mode, this bit determines the I/O-to-Memory operation or not. Channel reset will clear this bit.





#### Channel 0/1 Source Base Address Register (GDMA\_SRCB0, GDMA\_SRCB1)

Register	Address	R/W	Description	Reset Value
GDMA_SRCB0	0xB000_4004	R/W	Channel 0 Source Base Address Register	0x0000_0000
GDMA_SRCB1	0xB000_4024	R/W	Channel 1 Source Base Address Register	0x0000_0000

						and the second sec			
31	30	29	28	27	26	25	24		
SRC_BASE_ADDR [31:24]									
23	22	21	20	19	18	17	16		
SRC_BASE_ADDR [23:16]									
15	14	13	12	11	10	9	8		
		S	RC_BASE_/	ADDR [15:8	3]	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0 0		
7	6	5	4	3	2	1	0		
	SRC_BASE_ADDR [7:0]								

Bits	Descriptions	
[31:0]		<b>32-bit Source Base Address</b> The GDMA channel starts reading its data from the source address as defined in this source base address register.





# Channel 0/1 Destination Base Address Register (GDMA\_DSTB0, GDMA\_DSTB1)

Register	Address	R/W	Description	Reset Value
GDMA_DSTB0	0xB000_4008	R/W	Channel 0 Destination Base Address Register	0x0000_0000
GDMA_DSTB1	0xB000_4028	R/W	Channel 1 Destination Base Address Register	0x0000_0000

						~ *(// ···			
31	30	29	28	27	26	25	24		
DST_BASE_ADDR [31:24]									
23	22	21	20	19	18	17	16		
		D	ST_BASE_A	DDR [23:1	6]	Y2	6		
15	14	13	12	11	10	9	8		
		D	ST_BASE_/	ADDR [15:8	3]		NY V		
7	6	5	4	3	2	1	0		
DST_BASE_ADDR [7:0]									

Bits	Descriptions						
[31:0]	DST_BASE_ADDR	<b>32-bit Destination Base Address</b> The GDMA channel starts writing its data to the destination address as defined in this destination base address register. During a block transfer, the GDMA determines successive destination addresses by adding to or subtracting from the destination base address.					
			165	Publication Re	lease Date: Jun. Re	. 18, 2010 evision: A4	



#### Channel 0/1 Transfer Count Register (GDMA\_TCNT0, GDMA\_TCNT1)

Register	Address	R/W	Description	Reset Value
GDMA_TCNT0	0xB000_400C	R/W	Channel 0 Transfer Count Register	0x0000_0000
GDMA_TCNT1	0xB000_402C	R/W	Channel 1 Transfer Count Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
TFR_CNT [23:16]									
15	14	13	12	11	10	9	8		
			TFR_CN	T [15:8]		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	20		
7	6	5	4	3	2	1	0		
	TFR_CNT [7:0]								

Bits	Descriptions						
[23:0]	TFR_CNT	Transfer Count Non-Descriptor Mode:24-bit TFR_CNT [23:0] The TFR_CNT represents the required number of GDMA transfers. The maximum transfer count is 16M –1.					
de.		<b>Descriptor Mode: 14-bit TFR_CNT [13:0]</b> The TFR_CNT represents the required number of GDMA transfers. The maximum transfer count is $16K - 1$ .					
		Publication Release Date: Jun. 18, 2010 166 Revision: A4					



0/0

#### Channel 0/1 Current Source Register (GDMA\_CSRC0, GDMA\_CSRC1)

Register	Address	R/W	Description	Reset Value	
GDMA_CSRC0	0xB000_4010	R	Channel 0 Current Source Address Register	0x0000_0000	
GDMA_CSRC1	0xB000_4030	R	Channel 1 Current Source Address Register	0x0000_0000	

31	30	29	28	27	26	25	24		
CURRENT_SRC_ADDR [31:24]									
23	22	21	20	19	18	17	16		
CURRENT_SRC_ADDR [23:16]									
15	14	13	12	11	10	9	8		
		CUF	RENT_SRC	_ADDR [1!	5:8]		122 1		
7	6	5	4	3	2	1	0		
	CURRENT_SRC_ADDR [7:0]								



#### Channel 0/1 Current Destination Register (GDMA\_CDST0, GDMA\_CDST1)

Register	Address R/W		Description	Reset Value
GDMA_CDST0	0xB000_4014	R	Channel 0 Current Destination Address Register	0x0000_0000
GDMA_CDST1	0xB000_4034	R	Channel 1 Current Destination Address Register	0x0000_0000

31	30	29	28	27	26	25	24		
CURRENT_DST_ADDR [31:24]									
23	22	21	20	19	18	17	16		
		CUR	RENT_DST	_ADDR [23	:16]	NO (	0)		
15	14	13	12	11	10	9	8		
CURRENT_DST_ADDR [15:8]									
7	6	5	4	3	2	1	0		
	CURRENT_DST_ADDR [7:0]								

Bits	Descriptions	
[31:0]	CURRENT_DST_ADDR	<b>32-bit Current Destination Address</b> The CURRENT_DST_ADDR indicates the destination address where the GDMA transfer is just occurring. During a block transfer, the GDMA determines the successive destination addresses by adding to or subtracting from the destination base address. Depending on the settings you make to the control register, the current destination address will remain the same or will be incremented or decremented.
22		
		Publication Release Date: Jun. 18, 2010 168 Revision: A4



### Channel 0/1 Current Transfer Count Register (GDMA\_CTCNT0, GDMA\_CTCNT1)

-				
Register	Address	R/W	Description	Reset Value
GDMA_CTCNT0	0xB000_4018	R	Channel 0 Current Transfer Count Register	0x0000_0000
GDMA_CTCNT1	0xB000_4038	R	Channel 1 Current Transfer Count Register	0x0000_0000

						A 3			
31	30	29 28		27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	CURENT_TFR_CNT [23:16]								
15	14	13	12	11	10	9	8		
	CURRENT_TFR_CNT [15:8]								
7	6	5	4	3	2	1	0		
	CURRENT_TFR_CNT [7:0]								

Bits	Descriptions	
[23:0]	CURRENT_TFR_CNT	Current Transfer CountThe Current transfer count register indicates the number of transferbeing performed.Non-Descriptor Mode: 24-bit CURENT_TFR_CNT [23:0]Descriptor Mode: 14-bit CURENT_TFR_CNT [13:0]
ma a		
		Publication Release Date: Jun. 18, 2010
		169 Revision: A4



#### Channel 0/1 Descriptor Register (GDMA\_DADR0/1)

	Address	R/W	Description	Reset Value
GDMA_DADRO	0xB000_401C	R/W	Channel 0 Control Register	0x0000_0004
GDMA_DADR1	0xB000_403C	R/W	Channel 1 Control Register	0x0000_0004

					182		
31	30	29	28	27	26	25	24
Descriptor Address[31:24]							
23	22	21	20	19	18	17	16
			Descrip	tor Addres	s[23:16]	20.	5.
15	14	13	12	11	10	9	8
Descriptor Address[15:8]							
7	6	5	4	3	2	1	0
D	escriptor A	ddress[7:4	4]	RUN	NON_DSPTRMODE	ORDEN	RESET

Bits	Descriptions					
[31:4]	Descriptor Address	Descriptor Address Contains address of next descriptor.				
[3]	RUN	<b>Run</b> The RUN bit can be cleared during descriptor data transfer, and set RUN bit to starts the stopped channel under [Descriptor Address] and [Non- DSPTRMODE] bits are set properly. When RUN bit is cleared and the NON_DSPTRMODE bit is set that non-descriptor fetch occurs whether a valid descriptor address is written to register GDMA_DADRx or not. This bit will reset automatically when each descriptor transfer stopped or the bit in descriptor list is zero. The Descriptor interrupt is determined by bit-10 of the GDMA_CTLx Register. 0 = Stops the channel. 1 = Starts the channel. Note: must co-operate to [NON_DSPTRMODE] to start the channel with Descriptor fetch function.				
[2]	NON_DSPTRMODE	<b>Non-Descriptor-Fetch</b> When NON_DSPTRMODE is set, the channel is considered as a channel with no descriptors. In this mode, the GDMA does not initiate descriptor fetching and software can program the SCRBx, DSTBx, CTRx and TCNTx registers to transfer data until the TCNTx reaches zero. The GDMA_DADRx register is not used in non-descriptor mode. If NON_DSPTRMDOE is cleared under [RUN] and [Descriptor Address] are set properly, GDMA controller initiates descriptor-fetching. The descriptor fetch transfer stops when the counter for the current transfer reaches zero, [RUN] bit is cleared and [NON_DSPTRMODE] is set base on the bits of the descriptor list.				



Bits	Descriptions	
		<ul> <li>0 = Descriptor-fetch transfer</li> <li>1 = NON-descriptor-fetch transfer</li> <li>Note: this bit = 1 will disable Descriptor function regardless of the RUN bit is 1 or not.</li> </ul>
[1]	ORDEN	Enable Ordering Execution for Descriptor List The GDMA_DADRx [ORDEN] determine which the next descriptor address will be fetched. If [ORDEN] is set, the GDMA controller fetches the next descriptor from Current GDMA_DADRx [Descriptor Address] + 16 bytes. If this bit is cleared, GDMA fetches the next descriptor address from the current GDMA_DADRx [Descriptor Address] register. GDMA_DADRx [ORDEN] is relevant only for descriptor-fetch function (GDMA_DADRx [NON_DSPTRMODE] = 0). 0 = Disable descriptor ordering. Fetch the next descriptor from register GDMA_DADRx [Descriptor Address]. 1 = Enable descriptor ordering.
[0]	RESET	Reset Channel 0 = Disable channel reset. 1 = Enable channel status reset and disable descriptor based function.



# 32-BIT ARM926EJ-S BASED MCU

#### Channel 0/1 GDMA Internal Buffer Register (GDMA\_INTBUF0/1)

Software can set the [17-16] bit of GDMA\_INTCS to select channels and watch the value which has read from memory.

Register	Address	R/W	Description	Reset Value
GDMA_INTBUFO	0xB000_4080	R	GDMA Internal Buffer Word 0	0×0000_0000
GDMA_INTBUF1	0xB000_4084	R	GDMA Internal Buffer Word 1	0×0000_0000
GDMA_INTBUF2	0xB000_4088	R	GDMA Internal Buffer Word 2	0x0000_0000
GDMA_INTBUF3	0xB000_408C	R	GDMA Internal Buffer Word 3	0x0000_0000
GDMA_INTBUF4	0xB000_4090	R	GDMA Internal Buffer Word 4	0x0000_0000
GDMA_INTBUF5	0xB000_4094	R	GDMA Internal Buffer Word 5	0x0000_0000
GDMA_INTBUF6	0xB000_4098	R	GDMA Internal Buffer Word 6	0x0000_0000
GDMA_INTBUF7	0xB000_409C	R	GDMA Internal Buffer Word 7	0x0000_0000

31	30	29	28	27	26	25	24			
	DATA_BUFFER [31:24]									
23	22	21	20	19	18	17	16			
	DATA_BUFFER [23:16]									
15	14	13	12	11	10	9	8			
	DATA_BUFFER [15:8]									
7	7 6 5 4 3 2 1 0									
			DATA_BU	FFER [7:0]						

Bits	Descriptions		
[31:0]	DATA_BUFFER	nternal buffer from Word 0 to Word 7. The 5 will determine the values of channels 0~7. 0~7 are available when burst mode used, INTBUF0 available.	
		172	Publication Release Date: Jun. 18, 2010 Revision: A4



#### Channel 0/1 GDMA Interrupt Control and Status Register (GDMA\_INTCS)

Register	Address		R/W	Description			Reset	Value
GDMA_INTCS	OMA_INTCS 0xB000_40A0 R/W Interrupt C					ıs Register	0x000	0_0000
			_		1	37 12		
31	30	2	9	28	27	26	25	24
				RESE	RVED	Silo	Co	
23	22	2	1	20	19	18	17	16
			RESEF	RVED		5	BUF_RE	D_SEL
15	15 14 13 12					10	9	8
	RESE	RVED			TERR1F	TC1F	TERROF	TCOF
7	6	5	5	4	3	2	1	0
	RESE	RVED			TERR1EN	TC1EN	TERROEN	TCOEN

Bits	Descriptions	
[17:16]	BUF_RD_SEL	Internal Buffer Read Select 00 = Read Internal Buffer for Channel 0 01 = Read Internal Buffer for Channel 1 10 = RESERVED 11 = RESERVED
[11]	TERR1F	Channel 1 Transfer Error O = No error occurs 1 = Hardware sets this bit on a GDMA transfer failure This bit will be cleared when write logic 1. Transfer error will generate GDMA interrupt
[10]	TC1F	Channel 1 Terminal Count 0 = Channel does not expire 1 = Channel expires; this bit is set only by GDMA hardware, and clear by software to write logic 1. TC1 is the GDMA interrupt flag. TC1 or GDMATERR1 will generate interrupt
[9]	TERROF	Channel O Transfer Error O = No error occurs 1 = Hardware sets this bit on a GDMA transfer failure This bit will be cleared when write logic 1. Transfer error will generate GDMA interrupt



Bits	Descriptions	
[8]	TCOF	Channel O Terminal Count 0 = Channel does not expire 1 = Channel expires; this bit is set only by GDMA hardware, and clear by software to write logic 1. TC0 is the GDMA interrupt flag. TC0 or GDMATERR0 will generate interrupt
[3]	TEER1EN	Channel 1 Interrupt Enable for Transfer Error 0 = Disable Interrupt 1 = Enable Interrupt
[2]	TC1EN	Channel 1 Interrupt Enable for Terminal Count 0 = Disable Interrupt 1 = Enable Interrupt
[1]	TEEROEN	Channel O Interrupt Enable for Transfer Error 0 = Disable Interrupt 1 = Enable Interrupt
[0]	TCOEN	Channel O Interrupt Enable for Terminal Count 0 = Disable Interrupt 1 = Enable Interrupt



# 32-BIT ARM926EJ-S BASED MCU

# 7.7 USB Host Controller (USBH)

The Universal Serial Bus (USB) is a fast, bi-directional, isochronous, low-cost, dynamically attachable serial interface standard intended for USB devices. The USB is a 4-wire serial cable bus that supports serial data exchange between a Host Controller and a network of peripheral devices. The attached peripherals share USB bandwidth through a host-scheduled, token-based protocol. Peripherals may be attached, configured, used, and detached, while the host and other peripherals continue operation (i.e. hot plug and unplug is supported).

A major design goal of the USB standard was to allow flexible, plug-and-play networks of USB devices. In any USB network, there will be only one host, but there can be many devices and hubs.

The USB Host Controller includes the following features

- Fully compliant with USB Revision 2.0 specification.
- Enhanced Host Controller Interface (EHCI) Revision 1.0 compatible.
- Open Host Controller Interface (OHCI) Revision 1.0 compatible.
- Supports high-speed (480Mbps), full-speed (12Mbps) and low-speed (1.5Mbps) USB devices.
- Supports Control, Bulk, Interrupt, Isochronous and Split transfers.
- Integrated a port routing logic to route full/low speed device to OHCI controller.
- Built-in DMA for real-time data transfer.





# 7.7.1 Register Mapping

Register	Offset	R/W	Description	Reset Value
	Registers (USBF			Reset value
EHCVNR	0xB000_5000	R	EHCI Version Number Register	0x0095_0020
EHCSPR	0xB000_5004	R	EHCI Structural Parameters Register	0x0000 0012
EHCCPR	0xB000_5008	R	EHCI Capability Parameters Register	0x0000 0000
Operational	Registers		So Ca	
UCMDR	0xB000_5020	R/W	USB Command Register	0x0008_0000
USTSR	0xB000_5024	R/W	USB Status Register	0x0000_1004
UIENR	0xB000_5028	R/W	USB Interrupt Enable Register	0x0000_0000
UFINDR	0xB000_502C	R/W	USB Frame Index Register	0x0000_0000
UPFLBAR	0xB000_5034	R/W	USB Periodic Frame List Base Address Register	0x0000_0000
UCALAR	0xB000_5038	R/W	USB Current Asynchronous List Address Register	0x0000_0000
UASSTR	0xB000_503C	R/W	USB Asynchronous Schedule Sleep Timer Register	0x0000_0BD6
UCFGR	0xB000_5060	R/W	USB Configure Flag Register	0x0000_0000
UPSCR0	0xB000_5064	R/W	USB Port 0 Status and Control Register	0x0000_2000
UPSCR1	0xB000_5068	R/W	USB Port 1 Status and Control Register	0x0000_2000
Miscellaneo	us Registers			
USBPCR0	0xB000_50C4	R/W	USB PHY 0 Control Register	0x0000_0060
USBPCR1	0xB000_50C8	R/W	USB PHY 1 Control Register	0x0000_0020
OHCI Regis	ters (USBO_BA	= OxBC	000_7000)	
HcRev	0xB000_7000	R	Host Controller Revision Register	0x0000_0010
HcControl	0xB000_7004	R/W	Host Controller Control Register	0x0000_0000
HcComSts	0xB000_7008	R/W	Host Controller Command Status Register	0x0000_0000
HcIntSts	0xB000_700C	R/W	Host Controller Interrupt Status Register	0x0000_0000
HcIntEn	0xB000_7010	R/W	Host Controller Interrupt Enable Register	0x0000_0000
HcIntDis	0xB000_7014	R/W	Host Controller Interrupt Disable Register	0x0000_0000
HcHCCA	0xB000_7018	R/W	Host Controller Communication Area Register	0x0000_0000
HcPerCED	0xB000_701C	R/W	Host Controller Period Current ED Register	0x0000_0000
HcCtrHED	0xB000_7020	R/W	Host Controller Control Head ED Register	0x0000_0000
HcCtrCED	0xB000_7024	R/W	Host Controller Control Current ED Register	0x0000_0000
HcBlkHED	0xB000_7028	R/W	Host Controller Bulk Head ED Register	0x0000_0000
HcBlkCED	0xB000_702C	R/W	Host Controller Bulk Current ED Register	0x0000_0000
HcDoneH	0xB000_7030	R/W	Host Controller Done Head Register	0x0000_0000
HcFmIntv	0xB000_7034	R/W	Host Controller Frame Interval Register	0x0000_2EDF

# 32-BIT ARM926EJ-S BASED MCU

Register	Offset	R/W	Description	Reset Value
HcFmRem	0xB000_7038	R	Host Controller Frame Remaining Register	0x0000_0000
HcFNum	0xB000_703C	R	Host Controller Frame Number Register	0x0000_0000
HcPerSt	0xB000_7040	R/W	Host Controller Periodic Start Register	0x0000_0000
HcLSTH	0xB000_7044	R/W	Host Controller Low Speed Threshold Register	0x0000_0628
HcRhDeA	0xB000_7048	R/W	Host Controller Root Hub Descriptor A Register	0x0100_0002
HcRhDeB	0xB000_704C	R/W	Host Controller Root Hub Descriptor B Register	0x0000_0000
HcRhSts	0xB000_7050	R/W	Host Controller Root Hub Status Register	0x0000_0000
HcRhPrt1	0xB000_7054	R/W	Host Controller Root Hub Port Status [1]	0x0000_0000
HcRhPrt2	0xB000_7058	R/W	Host Controller Root Hub Port Status [2]	0x0000_0000
OHCI USB C	Configuration R	egister	(O)~	12
OpModEn	0xB000_7204	R/W	USB Operational Mode Enable Register	0X0000_0000





#### **Register Details** 7.7.2

#### **EHCI Version Number Register (EHCVNR)**

Register	Address	R/W	Description	Reset Value
EHCVNR	0xB000_5000	R	EHCI Version Number Register	0x0095_0020

31     30     29     28     27     26     25     24       Version       23     22     21     20     19     18     17     16       Version       15     14     13     12     11     10     9     8       Reserved       7     6     5     4     3     2     1     0							1 / J / M	
23     22     21     20     19     18     17     16       Version       15     14     13     12     11     10     9     8       Reserved       7     6     5     4     3     2     1     0	31	30	29	28	27	26	25	24
Version           15         14         13         12         11         10         9         8           Reserved           7         6         5         4         3         2         1         0				Ver	sion			
15141312111098Reserved76543210	23	22	21	20	19	18	17	16
Reserved           7         6         5         4         3         2         1         0				Ver	sion		22	Or.
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8
7 8 5 4 5 Z I 0				Rese	erved		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0 0
CR_Length	7	6	5	4	3	2	1	0
				CR_L	ength			2m

Bits	Descriptions	
[31:16]	Version	Host Controller Interface Version Number This is a two-byte register containing a BCD encoding of the EHCI revision number supported by this host controller. The most significant byte of this register represents a major revision and the least significant byte is the minor revision.
[7:0]	CR_Length	<b>Capability Registers Length</b> This register is used as an offset to add to register base to find the beginning of the Operational Register Space.
		Publication Release Date: Jun. 18, 2010



#### **EHCI Structural Parameters Register (EHCSPR)**

	Register	Address	R/W	Description	Reset Value
ſ	EHCSPR	0xB000_5004	R	EHCI Structural Parameters Register	0x0000_0012

31	30	29	28	27	26	25	24
			Rese	rved	972		
23	22	21	20	19	18	17	16
			Rese	rved	S	2 00	
15	14	13	12	11	10	9	8
	N_	<u>_</u> CC			N_I	PCC	0
7	6	5	4	3	2	1	0
Reserved			PPC	N_PORTS			

Bits	Descriptions	
[15:12]	N_CC	Number of Companion Controller This field indicates the number of companion controllers associated with this USB 2.0 host controller. A zero in this field indicates there are no companion host controllers. Port- ownership hand-off is not supported. Only high-speed devices are supported on the host controller root ports. A value larger than zero in this field indicates there are companion USB 1.1 host controller(s). Port-ownership hand-offs are supported. High, Full- and Low-speed devices are supported on the host controller root ports.
[11:8]	N_PCC	<ul> <li>Number of Ports per Companion Controller</li> <li>This field indicates the number of ports supported per companion host controller. It is used to indicate the port routing configuration to system software.</li> <li>For example, if N_PORTS has a value of 6 and N_CC has a value of 2 then N_PCC could have a value of 3. The convention is that the first N_PCC ports are assumed to be routed to companion controller 1, the next N_PCC ports to companion controller 2, etc. In the previous example, the N_PCC could have been 4, where the first 4 are routed to companion controller 1 and the last two are routed to companion controller 2.</li> <li>The number in this field must be consistent with N_PORTS and N_CC.</li> </ul>
[4]	PPC	<b>Port Power Control</b> This field indicates whether the host controller implementation includes port power control. A one in this bit indicates the ports have port power switches. A zero in this bit indicates the port do not have port power stitches. The value of this field affects the functionality of the <i>Port Power</i> field in each port status and control register.



Bits	Descriptions	
[3:0]	N_PORTS	Number of Physical Downstream Ports This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Valid values are in the range of 1H to FH. A zero in this field is undefined.





#### **EHCI** Capability Parameters Register (EHCCPR)

Register	Address	R/W	Description	Reset Value
EHCCPR	0xB000_5008	R	EHCI Capability Parameters Register	0x0000_0000

					S		
31	30	29	28	27	26	25	24
			Rese	erved	972	A	
23	22	21	20	19	18	17	16
			Rese	erved	5	2 00	
15	14	13	12	11	10	9	8
			EE	ECP		20 (	0)
7	6	5	4	3	2	1	0
	ISO S	СН_ТН		Reserved	ASPC	PFList	64B

ECP SO_SCH_TH SPC FList 4B	<ul> <li>EHCI Extended Capabilities Pointer (EECP) 8'h0: No extended capabilities are implemented.</li> <li>Isochronous Scheduling Threshold</li> <li>Asynchronous Schedule Park Capability 1'b0: This EHCI host controller doesn't support park feature of high-speed queue heads in the Asynchronous Schedule.</li> <li>Programmable Frame List Flag 1'b0: System software must use a frame list length of 1024 elements with this EHCI host controller.</li> <li>64-bit Addressing Capability 1'b0: Data structure using 32-bit address memory pointers.</li> </ul>
SPC FList	Asynchronous Schedule Park Capability         1'b0: This EHCI host controller doesn't support park feature of high-speed         queue heads in the Asynchronous Schedule.         Programmable Frame List Flag         1'b0: System software must use a frame list length of 1024 elements with         this EHCI host controller.         64-bit Addressing Capability
FList	<ul> <li>1'b0: This EHCI host controller doesn't support park feature of high-speed queue heads in the Asynchronous Schedule.</li> <li>Programmable Frame List Flag</li> <li>1'b0: System software must use a frame list length of 1024 elements with this EHCI host controller.</li> <li>64-bit Addressing Capability</li> </ul>
	<ul><li>1'b0: System software must use a frame list length of 1024 elements with this EHCI host controller.</li><li>64-bit Addressing Capability</li></ul>
4B	
	Publication Release Date: Jun. 18, 20:



#### **USB Command Register (UCMDR)**

Register	Address	R/W	Description	Reset Value
UCMDR	0xB000_5020	R/W	USB Command Register	0x0008_0000

31	30	29	28	27	26	25	24
			Rese	erved	972	A	
23	22	21	20	19	18	17	16
			INT_T	H_CTL	5	2 Sh	
15	14	13	12	11	10	9	8
			Rese	erved		20 (	0
7	6	5	4	3	2	1	0
Reserved	AsynADB	ASEN	PSEN	FLS	Size	HCRESET	RunStop

Bits	Descriptions	Descriptions						
[23:16]	INT_TH_CTL	Interrupt Threshold Control (R/W) This field is used by system software to select the maximum rate at which the host controller will issue interrupts. The only valid values are defined below. If software writes an invalid value to this register, the results are undefined. Value Maximum Interrupt Interval 00h Reserved 01h 1 micro-frame 02h 2 micro-frames 04h 4 micro-frames 08h 8 micro-frames (default, equates to 1 ms) 10h 16 micro-frames (2 ms) 20h 32 micro-frames (4 ms) 40h 64 micro-frames (8 ms) Any other value in this register yields undefined results. Software modifications to this bit while HCHalted bit is equal to zero results in undefined behavior.						
[6]	AsynADB	<b>Interrupt on Async Advance Doorbell (R/W)</b> This bit is used as a doorbell by software to tell the host controller to issuinterrupt the next time it advances asynchronous schedule. Software write a 1 to this bit to ring the doorbell. When the host controller has evicted all appropriate cached schedule states the <i>Interrupt on Async Advance</i> status bit in the USBSTS register. I <i>Interrupt on Async Advance Enable</i> bit in the USBINTR register is a one the host controller will assert an interrupt at the next interrupt threshold. The host controller sets this bit to a zero after it has set the <i>Interrupt Async Advance</i> status bit in the USBSTS register to a one. Software should not write a one to this bit when the asynchronous schedule is disabled. Doing so will yield undefined results.						



Bits	Descriptions	
[5]	ASEN	Asynchronous Schedule Enable (R/W) This bit controls whether the host controller skips processing the Asynchronous Schedule. Values mean: Ob Do not process the Asynchronous Schedule 1b Use the ASYNCLISTADDR register to access the Asynchronous Schedule
[4]	PSEN	Periodic Schedule Enable (R/W) This bit controls whether the host controller skips processing the Periodic Schedule. Values mean: Ob Do not process the Periodic Schedule 1b Use the PERIODICLISTBASE register to access the Periodic Schedule
[3:2]	FLSize	Frame List Size (R/W or RO) This field is R/W only if <i>Programmable Frame List Flag</i> in the HCCPARAMS registers is set to a one. This field specifies the size of the frame list. The size the frame list controls which bits in the Frame Index Register should be used for the Frame List Current index. Values mean: 00b 1024 elements (4096 bytes) Default value 01b 512 elements (2048 bytes) 10b 256 elements (1024 bytes) – for resource-constrained environment 11b Reserved
[1]	HCRESET	Host Controller Reset (HCRESET) (R/W) This control bit is used by software to reset the host controller. The effects of this on Root Hub registers are similar to a Chip Hardware Reset. When software writes a one to this bit, the Host Controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. All operational registers, including port registers and port state machines are set to their initial values. Port ownership reverts to the companion host controller(s), with the side effects. Software must reinitialize the host controller in order to return the host controller to an operational state. This bit is set to zero by the Host Controller when the reset process is complete. Software cannot terminate the reset process early by writing a zero to this register. Software should not set this bit to a one when the HCHalted bit in the USBSTS register is a zero. Attempting to reset an actively running host controller will result in undefined behavior.
		Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions	
[0]	RunStop	<b>Run/Stop (R/W)</b> 1=Run. 0=Stop. When set to a 1, the Host Controller proceeds with execution of the schedule. The Host Controller continues execution as long as this bit is set to a 1. When this bit is set to 0, the Host Controller completes the current and any actively pipelined transactions on the USB and then halts. The Host Controller must halt within 16 micro-frames after software clears the Run bit. The HC Halted bit in the status register indicates when the Host Controller has finished its pending pipelined transactions and has entered the stopped state. Software must not write a one to this field unless the host controller is in the Halted state (i.e. HCHalted in the USBSTS register is a one). Doing so will yield undefined results.
8		

### **USB Status Register (USTSR)**

Register	Address	R/W	Description	Reset Value
USTSR	0xB000_5024	R/W	USB Status Register	0x0000_1000

							and the second s	
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
ASSTS	PSSTS	RECLA	HCHalted	Reserved				
7	6	5	4	3	2	1	0	
Reserved		IntAsynA	HSERR	FLROVER	PortCHG	UERRINT	USBINT	

Bits	Description	าร
[15]	ASSTS	Asynchronous Schedule Status (RO) The bit reports the current real status of the Asynchronous Schedule. If this bit is a zero then the status of them Asynchronous Schedule is disabled. If this bit is a one then the status of the Asynchronous Schedule is enabled. The Host Controller is not required to <i>immediately</i> disable or enable the Asynchronous Schedule when software transitions the <i>Asynchronous</i> <i>Schedule Enable</i> bit in the USBCMD register. When this bit and the <i>Asynchronous Schedule Enable</i> bit are the same value, the Asynchronous Schedule is either r enabled (1) or disabled (0).
		Publication Release Date: Jun. 18, 2010 184 Revision: A4



Bits	Descriptions	
[14]	PSSTS	<b>Periodic Schedule Status (RO)</b> The bit reports the current real status of the Periodic Schedule. If this bit is a zero then the status of the Periodic Schedule is disabled. If this bit is a one then the status of the Periodic Schedule is enabled. The Host Controller is not required to <i>immediately</i> disable or enable the Periodic Schedule when software transitions the <i>Periodic Schedule Enable</i> bit in the USBCMD register. When this bit and the <i>Periodic Schedule Enable</i> bit are the same value, the Periodic Schedule is either enabled (1) or disabled (0).
[13]	RECLA	<b>Reclamation (RO)</b> This is a read-only status bit, which is used to detect an empty asynchronous schedule.
[12]	HCHalted	HCHalted (RO) This bit is a zero whenever the Run/Stop bit is a one. The Host Controller sets this bit to one after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by the Host Controller hardware (e.g. internal error).
[5]	IntAsynA	<b>Interrupt on Async Advance (R/WC)</b> System software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a one to the <i>Interrupt on Async Advance Doorbell</i> bit in the USBCMD register. This status bit indicates the assertion of that interrupt source.
[4]	HSERR	Host System Error (R/WC) The Host Controller sets this bit to 1 when a serious error occurs during a host system access involving the Host Controller module.
[3]	FLROVER	<b>Frame List Rollover (R/WC)</b> The Host Controller sets this bit to a one when the <i>Frame List Index</i> rolls over from its maximum value to zero. The exact value at which the rollover occurs depends on the frame list size. For example, if the frame list size (as programmed in the <i>Frame List Size</i> field of the USBCMD register) is 1024, the <i>Frame Index Register</i> rolls over every time FRINDEX [13] toggles. Similarly, if the size is 512, the Host Controller sets this bit to a one every time FRINDEX [12] toggles.



Bits	Descriptions	
[2]	PortCHG	<b>Port Change Detect (R/WC)</b> The Host Controller sets this bit to a one when any port for which the Port Owner bit is set to zero has a change bit transition from a zero to a one or a <i>Force Port Resume</i> bit transition from a zero to a one as a result of a J-K transition detected on a suspended port. This bit will also be set as a result of the <i>Connect Status Change</i> being set to a one after system software has relinquished ownership of a connected port by writing a one to a port's <i>Port</i> <i>Owner</i> bit. This bit is allowed to be maintained in the Auxiliary power well. Alternatively, it is also acceptable that on a D3 to D0 transition of the EHCI HC device, this bit is loaded with the OR of all of the PORTSC change bits (including: Force port resume, over-current change, enable/disable change and connect status change).
[1]	UERRINT	<b>USB Error Interrupt (USBERRINT) (R/WC)</b> The Host Controller sets this bit to 1 when completion of a USB transaction results in an error condition (e.g., error counter underflow). If the TD on which the error interrupt occurred also had its IOC bit set, both this bit and USBINT bit are set.
[0]	USBINT	USB Interrupt (USBINT) (R/WC) The Host Controller sets this bit to 1 on the completion of a USB transaction, which results in the retirement of a Transfer Descriptor that had its IOC bit set. The Host Controller also sets this bit to 1 when a short packet is detected (actual number of bytes received was less than the expected number of bytes).





### USB Interrupt Enable Register (UIENR)

Register	Address	R/W	Description	Reset Value
UIENR	0xB000_5028	R/W	USB Interrupt Enable Register	0x0000_0000

Reserved						190 March		
23     22     21     20     19     18     17     1       Reserved       15     14     13     12     11     10     9     8       Reserved	31	30	29	28	27	26	25	24
Reserved15141312111098Reserved				Rese	rved	972		
15 14 13 12 11 10 9 8 Reserved	23	22	21	20	19	18	17	16
Reserved				Rese	rved	5	2 5	
	15	14	13	12	11	10	9	8
7 6 5 4 3 2 1 0				Rese	rved		20 (	0
	7	6	5	4	3	2	1	0
Reserved AsynAEN HSERREN FLREN PCHGEN UERREN USB	Reserved		AsynAEN	HSERREN	FLREN	PCHGEN	UERREN	USBIEN
							5	100

Bits	Descriptions	
[5]	AsynAEN	Interrupt on Async Advance Enable When this bit is a one, and the <i>Interrupt on Async Advance</i> bit in the USBSTS register is a one, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the <i>Interrupt on Async Advance</i> bit.
[4]	HSERREN	Host System Error Enable When this bit is a one, and the Host System Error Status bit in the USBSTS register is a one, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Host System Error bit.
[3]	FLREN	<b>Frame List Rollover Enable</b> When this bit is a one, and the Frame List Rollover bit in the USBSTS register is a one, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit.
[2]	PCHGEN	<b>Port Change Interrupt Enable</b> When this bit is a one, and the Port Change Detect bit in the USBSTS register is a one, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Port Change Detect bit.
[1]	UERREN	<b>USB Error Interrupt Enable</b> When this bit is a one, and the USBERRINT bit in the USBSTS register is a one, the host t controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBERRINT bit.
[0]	USBIEN	<b>USB Interrupt Enable</b> When this bit is a one, and the USBINT bit in the USBSTS register is a one, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBINT bit.



#### USB Frame Index Register (UFINDR)

Register	Address	R/W	Description	Reset Value
UFINDR	0xB000_502C	R/W	USB Frame Index Register	0x0000_0000

				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	- 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10.		
31	30	29	28	27	26	25	24
			Rese	rved	972		
23	22	21	20	19	18	17	16
			Rese	rved	SU	S	
15	14	13	12	11	10	9	8
Reserved				Fram	eIND	20 (	2
7	6	5	4	3	2	1	0
			Fram	eIND		50	NO.

Bits	Descriptions	
[13:0]	FrameIND	Frame Index The value in this register increment at the end of each time frame (e.g. micro-frame). Bits [N: 3] are used for the Frame List current index. This means that each location of the frame list is accessed 8 times (frames or micro-frames) before moving to the next index. The following illustrates values of N based on the value of the Frame List Size field in the USBCMD register.





### USB Periodic Frame List Base Address Register (UPFLBAR)

Register	Address	R/W	Description	Reset Value
UPFLBAR	0xB000_5034	R/W	USB Periodic Frame List Base Address Register	0x0000_0000

				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	- D		
31	30	29	28	27	26	25	24
			BAD	DDR	972		
23	22	21	20	19	18	17	16
			BAI	DDR	SU	S	
15	14	13	12	11	10	9	8
	BAD	DDR		Reserved			
7	6	5	4	3	2	1	0
			Rese	erved		No.	0

Bits	Descriptions	
[31:12]	BADDR	Base Address (Low) These bits correspond to memory address signals [31:12], respectively.





### USB Current Asynchronous List Address Register (UCALAR)

Register	Address	R/W	Description	Reset Value
UCALAR	0xB000_5038	R/W	USB Current Asynchronous List Address Register	0x0000_0000

					193 March		
31	30	29	28	27	26	25	24
			LI	PL	972 ·	0	
23	22	21	20	19	18	17	16
			LI	PL	2	2 5	
15	14	13	12	11	10	9	8
			L	PL		20	0)
7	6	5	4	3	2	1	0
LPL					Reserved	- Ve	L'G

Bits	Descriptions	
[31:5]	LPL	<b>Link Pointer Low (LPL)</b> These bits correspond to memory address signals [31:5], respectively. This field may only reference a Queue Head (QH).





#### **USB Asynchronous Schedule Sleep Timer Register**

Register	Address	R/W	Description	Reset Value
UASSTR	0xB000_503C	R/W	USB Asynchronous Schedule Sleep Timer Register	0x0000_0BD6

31     30     29     28     27     26     25     24       Reserved       23     22     21     20     19     18     17     16       Reserved       15     14     13     12     11     10     9     8       Reserved       ASTMR       7     6     5     4     3     2     1     0						19 March 19		
23         22         21         20         19         18         17         16           Reserved           15         14         13         12         11         10         9         8           Reserved           ASTMR           7         6         5         4         3         2         1         0	31	30	29	28	27	26	25	24
Reserved           15         14         13         12         11         10         9         8           Reserved         ASTMR           7         6         5         4         3         2         1         0				Rese	erved	972		
15         14         13         12         11         10         9         8           Reserved         ASTMR           7         6         5         4         3         2         1         0	23	22	21	20	19	18	17	16
Reserved         ASTMR           7         6         5         4         3         2         1         0				Rese	erved	SU	2 00	
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8
		Rese	erved			AST	MR	0
ASTMR	7	6	5	4	3	2	1	0
	ASTMR							

Bits	Descriptions	
[11:0]	ASSTMR	Asynchronous Schedule Sleep Timer This field defines the AsyncSchedSleepTime of EHCI spec. The asynchronous schedule sleep timer is used to control how often the host controller fetches asynchronous schedule list from system memory while the asynchronous schedule is empty. The default value of this timer is 12'hBD6. Because this timer is implemented in UTMI clock (30MHz) domain, the default sleeping time will be about 100us.





#### USB Configure Flag Register (UCFGR)

Register	Address	R/W	Description	Reset Value
UCFGR	0xB000_5060	R/W	USB Configure Flag Register	0x0000_0000

31         30         29         28         27         26         25         24           Reserved           23         22         21         20         19         18         17         16           Reserved           15         14         13         12         11         10         9         8           Reserved           Reserved           Reserved           Reserved           CF						a billion of the second s		
23     22     21     20     19     18     17     16       Reserved       15     14     13     12     11     10     9     8       Reserved       7     6     5     4     3     2     1     0	31	30	29	28	27	26	25	24
Reserved           15         14         13         12         11         10         9         8           Reserved           7         6         5         4         3         2         1         0				Rese	erved	1972 ·		
15         14         13         12         11         10         9         8           Reserved           7         6         5         4         3         2         1         0	23	22	21	20	19	18	17	16
Reserved         1         0           7         6         5         4         3         2         1         0				Rese	erved	SU	2 Sh	
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8
				Rese	erved		No.	0
Reserved CF	7	6	5	4	3	2	1	0
				Reserved			Yey .	CF

Bits	Descriptions	
[0]	CF	<ul> <li>Configure Flag (CF)</li> <li>Host software sets this bit as the last action in its process of configuring the Host Controller. This bit controls the default port-routing control logic. Bit values and side-effects are listed below.</li> <li>Ob Port routing control logic default-routes each port to an implementation dependent classic host controller.</li> <li>1b Port routing control logic default-routes all ports to this host controller.</li> </ul>





#### **USB Port 0 Status and Control Register (UPSCR0)**

Register	Address	R/W	Description	Reset Value
UPSCR0	0xB000_5064	R/W	USB Port 0 Status and Control Register	0x0000_2000

31	30	29	28	27	26	25	24
			Rese	erved	972	A	
23	22	21	20	19	18	17	16
			Rese	erved	S	200	
15	14	13	12	11	10	9	8
Rese	rved	PO	PP	LSta	atus	Reserved	PRST
7	6	5	4	3	2	1	0
Suspend	FPResum	OCCHG	OCACT	PENCHG	PEN	CSCHG	CSTS

Bits	Descriptions	
[13]	PO	Port Owner (R/W) This bit unconditionally goes to a 0b when the Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit unconditionally goes to 1b whenever the Configured bit is zero. System software uses this field to release ownership of the port to a selected host controller (in the event that the attached device is not a high-speed device). Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that a companion host controller owns and controls the port.
[12]	PP	<b>Port Power (PP)</b> Host controller has port power control switches. This bit represents the Current setting of the switch (0 = off, 1 = on). When power is not available on a port (i.e. <i>PP</i> equals a 0), the port is nonfunctional and will not report attaches, detaches, etc. When an over-current condition is detected on a powered port and <i>PPC</i> is a one, the <i>PP</i> bit in each affected port may be transitioned by the host controller from a 1 to 0 (removing power from the port).
	Contraction of the second	



Bits	Descriptions	
[11:10]	LStatus	Line Status (RO) These bits reflect the current logical levels of the D+ (bit 11) and D- (bit 10) signal lines. These bits are used for detection of low-speed USB devices prior to the port reset and enable sequence. This field is valid only when the port enable bit is zero and the current connect status bit is set to a one. The encoding of the bits are: Bits[11:10] USB State Interpretation 00b SE0 Not Low-speed device, perform EHCI reset 10b J-state Not Low-speed device, perform EHCI reset 01b K-state Low-speed device, release ownership of port 11b Undefined Not Low-speed device, perform EHCI reset. This value of this field is undefined if Port Power is zero.
[8]	PRST	<b>Port Reset (R/W)</b> 1=Port is in Reset. 0=Port is not in Reset. Default = 0. When software writes a one to this bit (from a zero), the bus reset sequence as defined in the USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate the bus reset sequence. Software must keep this bit at a one long enough to ensure the reset sequence, as specified in the USB Specification Revision 2.0, completes. Note: when software writes this bit to a one, it must also write a zero to the Port Enable bit. Note that when software writes a zero to this bit there may be a delay before the bit status changes to a zero. The bit status will not read as a zero until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from a one to a zero. For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state within 2ms of software writing this bit to a zero. The HCHalted bit in the USBSTS register should be a zero before software attempts to use this bit. The host controller may hold Port Reset asserted to a one when the HCHalted bit is a one. This field is zero if Port Power is zero.
		Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions	
[7]	Suspend	Suspend (R/W) 1=Port in suspend state. 0=Port not in suspend state. Default = 0. Port Enabled Bit and Suspend bit of this register define the port states as follows: Bits [Port Enabled, Suspend] Port State 0X Disable 10 Enable 11 Suspend When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction, if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB. A write of zero to this bit is ignored by the host controller. The host controller will unconditionally set this bit to a zero when: Software sets the Force Port Resume bit to a zero (from a one). Software sets the Port Reset bit to a one (from a zero). If host software sets this bit to a zero. If host software sets this bit to a zero.
[6]	FPResum	Force Port Resume (R/W) 1 = Resume detected/driven on port. 0=No resume (Kstate) detected/driven on port. Default = 0. This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspended (Suspend and Enabled bits are a one) and software transitions this bit to a one, then the effects on the bus are undefined. Software sets this bit to a 1 to drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit. Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return to high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to the high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero. This field is zero if Port Power is zero.
		Publication Release Date: Jun. 18, 2010 195 Revision: A4



Bits	Description	S
[5]	осснд	<b>Over-current Change (R/WC)</b> Default = 0. 1=This bit gets set to a one when there is a change to Over- current Active. Software clears this bit by writing a one to this bit position.
[4]	осаст	<b>Over-current Active (RO)</b> Default = 0. 1=This port currently has an over current condition. 0=This port does not have an over-current condition. This bit will automatically transition from a one to a zero when the over current condition is removed.
[3]	PENCHG	Port Enable/Disable Change (R/WC) 1=Port enabled/disabled status has changed. 0=No change. Default = 0. For the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it. This field is zero if Port Power is zero.
[2]	PEN	<ul> <li>Port Enabled/Disabled (R/W)</li> <li>1=Enable. 0=Disable. Default = 0. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device.</li> <li>Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.</li> <li>When the port is disabled (0b) downstream propagation of data is blocked on this port, except for reset.</li> <li>This field is zero if Port Power is zero.</li> </ul>
[1]	CSCHG	<b>Connect Status Change (R/W)</b> 1=Change in Current Connect Status. 0=No change. Default = 0. Indicates a change has occurred in the port's Current Connect Status. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be "setting" an already-set bit (i.e., the bit will remain set).Software sets this bit to 0 by writing a 1 to it. This field is zero if Port Power is zero.
[0]	CSTS	Current Connect Status (RO) 1=Device is present on port. 0=No device is present. Default = 0. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set. This field is zero if Port Power is zero.



#### USB Port 1 Status and Control Register (UPSCR1)

Register	Address	R/W	Description	Reset Value
UPSCR1	0xB000_5068	R/W	USB Port 1 Status and Control Register	0x0000_2000

31	30	29	28	27	26	25	24
			Rese	erved	972	A	
23	22	21	20	19	18	17	16
	Rese	erved		Reserved			
15	14	13	12	11	10	9	8
Reserved		PO	PP	LSta	atus	Reserved	PRST
7	6	5	4	3	2	1	0
Suspend	FPResum	OCCHG	OCACT	PENCHG	PEN	CSCHG	CSTS

Bits	Descriptions	
[13]	РО	<b>Port Owner (R/W)</b> This bit unconditionally goes to a 0b when the Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit unconditionally goes to 1b whenever the Configured bit is zero. System software uses this field to release ownership of the port to a selected host controller (in the event that the attached device is not a high-speed device). Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that a companion host controller owns and controls the port.
[12]	PP	<b>Port Power (PP)</b> Host controller has port power control switches. This bit represents the Current setting of the switch (0 = off, 1 = on). When power is not available on a port (i.e. <i>PP</i> equals a 0), the port is nonfunctional and will not report attaches, detaches, etc. When an over-current condition is detected on a powered port and <i>PPC</i> is a one, the <i>PP</i> bit in each affected port may be transitioned by the host controller from a 1 to 0 (removing power from the port).
	Contraction of the second	Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[11:10]	LStatus	Line Status (RO) These bits reflect the current logical levels of the D+ (bit 11) and D- (bit 10) signal lines. These bits are used for detection of low-speed USB devices prior to the port reset and enable sequence. This field is valid only when the port enable bit is zero and the current connect status bit is set to a one. The encoding of the bits are: Bits[11:10] USB State Interpretation 00b SE0 Not Low-speed device, perform EHCI reset 10b J-state Not Low-speed device, perform EHCI reset 01b K-state Low-speed device, release ownership of port 11b Undefined Not Low-speed device, perform EHCI reset. This value of this field is undefined if Port Power is zero.
[8]	PRST	<b>Port Reset (R/W)</b> 1=Port is in Reset. 0=Port is not in Reset. Default = 0. When software writes a one to this bit (from a zero), the bus reset sequence as defined in the USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate the bus reset sequence. Software must keep this bit at a one long enough to ensure the reset sequence, as specified in the USB Specification Revision 2.0, completes. Note: when software writes this bit to a one, it must also write a zero to the Port Enable bit. Note that when software writes a zero to this bit there may be a delay before the bit status changes to a zero. The bit status will not read as a zero until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from a one to a zero. For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state within 2ms of software writing this bit to a zero. The HCHalted bit in the USBSTS register should be a zero before software attempts to use this bit. The host controller may hold Port Reset asserted to a one when the HCHalted bit is a one. This field is zero if Port Power is zero.
		Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions	
[7]	Suspend	<ul> <li>Suspend (R/W)</li> <li>1=Port in suspend state. 0=Port not in suspend state. Default = 0. Port Enabled Bit and Suspend bit of this register define the port states as follows:</li> <li>Bits [Port Enabled, Suspend] Port State</li> <li>OX Disable</li> <li>10 Enable</li> <li>11 Suspend</li> <li>When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction, if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB.</li> <li>A write of zero to this bit is ignored by the host controller. The host controller will unconditionally set this bit to a zero when:</li> <li>Software sets the Port Reset bit to a one (from a zero).</li> <li>If host software sets this bit to a one when the port is not enabled (i.e. Port enabled bit is a zero) the results are undefined.</li> <li>This field is zero if Port Power is zero.</li> </ul>
[6]	FPResum	Force Port Resume (R/W) 1 = Resume detected/driven on port. 0=No resume (Kstate) detected/driven on port. Default = 0. This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspended (Suspend and Enabled bits are a one) and software transitions this bit to a one, then the effects on the bus are undefined. Software sets this bit to a 1 to drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit. Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return to high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to the high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero. This field is zero if Port Power is zero.
		Publication Release Date: Jun. 18, 2010 199 Revision: A4



Bits	Description	S
[5]	осснд	<b>Over-current Change (R/WC)</b> Default = 0. 1=This bit gets set to a one when there is a change to Over- current Active. Software clears this bit by writing a one to this bit position.
[4]	осаст	<b>Over-current Active (RO)</b> Default = 0. 1=This port currently has an over current condition. 0=This port does not have an over-current condition. This bit will automatically transition from a one to a zero when the over current condition is removed.
[3]	PENCHG	Port Enable/Disable Change (R/WC) 1=Port enabled/disabled status has changed. 0=No change. Default = 0. For the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it. This field is zero if Port Power is zero.
[2]	PEN	<ul> <li>Port Enabled/Disabled (R/W)</li> <li>1=Enable. 0=Disable. Default = 0. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device.</li> <li>Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.</li> <li>When the port is disabled (0b) downstream propagation of data is blocked on this port, except for reset.</li> <li>This field is zero if Port Power is zero.</li> </ul>
[1]	CSCHG	<b>Connect Status Change (R/W)</b> 1=Change in Current Connect Status. 0=No change. Default = 0. Indicates a change has occurred in the port's Current Connect Status. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be "setting" an already-set bit (i.e., the bit will remain set).Software sets this bit to 0 by writing a 1 to it. This field is zero if Port Power is zero.
[0]	CSTS	Current Connect Status (RO) 1=Device is present on port. 0=No device is present. Default = 0. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set. This field is zero if Port Power is zero.



#### USB PHY 0 Control Register (USBPCR0)

Register	Address	R/W	Description	Reset Value
USBPCR0	0xB000_50C4	R/W	USB PHY 0 Control Register	0x0000_0060

					( N) NO		
31	30	29	28	27	26	25	24
			Rese	erved	972	A	
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
	Rese	rved		ClkValid	Res	erved	Suspend
7	6	5	4	3	2	1	0
CLK48 REFCLK CLK_SEL			XO_ON	SIDDQ	Res	erved	
							(V) ~

Bits	Description	S
[11]	ClkValid	<ul> <li>UTMI Clock Valid</li> <li>This bit is a flag to indicate if the UTMI clock from USB 2.0 PHY is ready. S/W program must prevent to write other control registers before this UTMI clock valid flag is active.</li> <li>1'b0: UTMI clock is not valid</li> <li>1'b1: UTMI clock is valid</li> </ul>
[8]	Suspend	<ul> <li>Suspend Assertion This bit controls the suspend mode of USB PHY 0. While PHY was suspended, all circuits of PHY were powered down and outputs are tri-stated. This bit is 1'b0 in default. This means the USB PHY 0 is suspended in default. It is necessary to set this bit 1'b1 to make USB PHY 0 leave suspend mode before doing configuration of USB host. 1'b0: USB PHY 0 was suspended. 1'b1: USB PHY 0 was not suspended.</li></ul>
[7]	CLK48	Digital Logic Clock Select This bit controls the input signal clk48m_sel of USB PHY 0. This signal selects Power-Save mode. 1'b0: Non-Power-Save mode. The PLL and the phase interpolator are powered up. The digital logic uses a 480MHz clock. Non-Power-Save mode is valid in all modes and speeds of operation. 1'b1: Power-Save mode. The PLL and the phase interpolator are powered down. The digital logic uses a 48MHz clock. Power-Save mode is valid for only FS-Only operation. The CLK_SEL should be set to 2'b10 (48MHz) when this bit is high.
[6]	REFCLK	Reference Clock Source Select This bit has to set to 1.



Bits	Descriptions	
[5:4]	CKL_SEL	Reference Clock Frequency Select This field has to set to 2'b10;
[3]	XO_ON	Force XO Block on During a Suspend This bit controls the input signal xo_on of USB PHY 0. 1'b0: If all ports are suspended, the XO block is powered up, and the test_clk48m signal is available. 1'b1: This bit is inactive, and the XO block is powered down when all ports are suspended.
[2]	SIDDQ	IDDQ Test Enable This bit controls the input signal siddq of USB PHY 0. This signal powers down all analog blocks. 1'b0: The analog blocks are in normal operation. 1'b1: The analog blocks are powered down.





#### USB PHY 1 Control Register (USBPCR1)

Register	Address	R/W	Description	Reset Value
USBPCR1	0xB000_50C8	R/W	USB PHY 1 Control Register	0x0000_0020

					( N) NO		
31	30	29	28	27	26	25	24
			Rese	erved	972	-	
23	22	21	20	19	18	17	16
			Rese	erved	5	6 00	
15	14	13	12	11	10	9	8
Reserved				XO_SEL	Res	erved	Suspend
7	6	5	4	3	2	1	0
CLK48	REFCLK	REFCLK CLK_SEL		XO_ON	SIDDQ	Res	erved
	-						(2) ~

Bits	Description	S
[11]	XO_SEL	Clock Select for XO Block This bit defines the clock source of PHY1's XO block is from external clock or a crystal. 1'b0: The XO block uses a 48MHz external clock supplied from PHY 0 1'b1: The XO block uses the clock from a crystal
[8]	Suspend	Suspend AssertionThis bit controls the suspend mode of USB PHY 1.While PHY was suspended, all circuits of PHY were powered down and outputs are tri-stated.This bit is 1'b0 in default. This means the USB PHY 1 is suspended in default.It is necessary to set this bit 1'b1 to make USB PHY 1 leave suspend mode before doing configuration of USB host.1'b0: USB PHY 1 was suspended.1'b1: USB PHY 1 was not suspended.
[7]	CLK48	Digital Logic Clock Select This bit controls the input signal clk48m_sel of USB PHY 1. This signal selects Power-Save mode. 1'b0: Non-Power-Save mode. The PLL and the phase interpolator are powered up. The digital logic uses a 480MHz clock. Non-Power-Save mode is valid in all modes and speeds of operation. 1'b1: Power-Save mode. The PLL and the phase interpolator are powered down. The digital logic uses a 48MHz clock. Power-Save mode is valid for only FS-Only operation. The CLK_SEL should be set to 2'b10 (48MHz) when this bit is high.
[6]	REFCLK	Reference Clock Source Select This bit has to set to 0.



Bits	Descriptions	
[5:4]	CKL_SEL	Reference Clock Frequency Select This field has to set to 2'b10.
[3]	XO_ON	Force XO Block on During a Suspend This bit controls the input signal xo_on of USB PHY 1. 1'b0: If all ports are suspended, the XO block is powered up, and the test_clk48m signal is available. 1'b1: This bit is inactive, and the XO block is powered down when all ports are suspended.
[2]	SIDDQ	IDDQ Test Enable This bit controls the input signal siddq of USB PHY 1. This signal powers down all analog blocks. 1'b0: The analog blocks are in normal operation. 1'b1: The analog blocks are powered down.





### Host Controller Revision Register (HcRev)

Register	Address	R/W	Description	Reset Value
HcRev	0xB000_7000	R	Host Controller Revision Register	0x0000_0010

30	29	28	27	26	25	24			
Reserved									
22	21	20	19	18	17	16			
Reserved									
14	13	12	11	10	9	8			
		Rese	rved		20 (	0)			
6	5	4	3	2	1	0			
		Re	ev .		- Je	20			
	22 14	22 21 14 13	Rese           22         21         20           Rese           14         13         12           Rese           6         5         4	Reserved           22         21         20         19           Reserved           14         13         12         11           Reserved	Reserved         22       21       20       19       18         Reserved         14       13       12       11       10         Reserved         6       5       4       3       2	Reserved         22       21       20       19       18       17         Reserved         14       13       12       11       10       9         Reserved         6       5       4       3       2       1			

Bits	Descriptions	
[7:0]	Rev	<b>Revision</b> Indicates the Open HCI Specification revision number implemented by the Hardware. Host Controller supports 1.0 specification. (X.Y = XYh)



### Host Controller Control Register (HcControl)

Register	Address	R/W	Description	Reset Value
HcControl	0xB000_7004	R/W	Host Controller Control Register	0x0000_0000

					A 10				
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
		Reserved			RWakeEn	RWake	IntRoute		
7	6	5	4	3	2	1	0		
HcF	unc	BlkEn	CtrlEn	ISOEn	PeriEn	CtrlBl	kRatio		

Bits	Descriptions	
[10]	RWakeEn	Remote Wakeup Connected Enable If a remote wakeup signal is supported, this bit enables that operation. Since there is no remote wakeup signal supported, this bit is ignored.
[9]	RWake	<b>Remote Wakeup Connected</b> This bit indicated whether the HC supports a remote wakeup signal. This implementation does not support any such signal. The bit is hard-coded to `0.'
[8]	IntRoute	Interrupt Routing This bit is used for interrupt routing: 0: Interrupts routed to normal interrupt mechanism (INT). 1: Interrupts routed to SMI.
[7:6]	HcFunc	Host Controller Functional State This field sets the Host Controller state. The Controller may force a state change from USBSUSPEND to USBRESUME after detecting resume signaling from a downstream port. States are: 00: USBRESET 01: USBRESUME 10: USBOPERATIONAL 11: USBSUSPEND
[5]	BlkEn	Bulk List Enable When set this bit enables processing of the Bulk list.
[4]	CtrlEn	Control List Enable When set this bit enables processing of the Control list.



Bits	Descriptions	
[3]	ISOEn	<b>Isochronous List Enable</b> When clear, this bit disables the Isochronous List when the Periodic List is enabled (so Interrupt EDs may be serviced). While processing the Periodic List, the Host Controller will check this bit when it finds an isochronous ED.
[2]	PeriEn	<b>Periodic List Enable</b> When set, this bit enables processing of the Periodic (interrupt and isochronous) list. The Host Controller checks this bit prior to attempting any periodic transfers in a frame.
[1:0]	CtrIBlkRatio	<b>Control Bulk Service Ratio</b> Specifies the number of Control Endpoints serviced for every Bulk Endpoint. Encoding is N-1 where N is the number of Control Endpoints (i.e. ' $00' = 1$ Control Endpoint; ' $11' = 3$ Control Endpoints)





#### Host Controller Command Status Register (HcComSts)

Register	Address	R/W	Description	Reset Value
HcComSts	0xB000_7008	R/W	Host Controller Command Status Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	SIA		
23	22	21	20	19	18	17	16
	Reserved					SchOverRun	
15	14	13	12	11	10	9	8
			Rese	erved		65	0)
7	6	5	4	3	2	1	0
	Reserved				BlkFill	CtrlFill	HCReset

Bits	Descriptions	
[17:16]	SchOverRun	Schedule Overrun Count This field is increment every time the <b>SchedulingOverrun</b> bit in <i>HcInterruptStatus</i> is set. The count wraps from '11' to '00.'
[3]	OCReq	<b>Ownership Chang Request</b> When set by software, this bit sets the <b>OwnershipChange</b> field in <i>HcInterruptStatus</i> . The bit is cleared by software.
[2]	BIkFill	<b>Bulk List Filled</b> Set to indicate there is an active ED on the Bulk List. The bit may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Bulk List.
[1]	CtrlFill	<b>Control List Filled</b> Set to indicate there is an active ED on the Control List. It may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Control List.
[0]	HCReset	Host Controller Reset This bit is set to initiate the software reset. This bit is cleared by the Host Controller, upon completed of the reset operation.
[0]	HCReset	Host Controller Reset This bit is set to initiate the software reset. This bit is cleared by the Host
		Publication Release Date: Jun. 18, 2010 208 Revision: A4



### Host Controller Interrupt Status Register (HcIntSts)

Register	Address	R/W	Description	Reset Value
HcIntSts	0xB000_700C	R/W	Host Controller Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved	OC			Rese	rved	6	
23	22	21	20	19	18	17	16
			Rese	erved	5	2 50	
15	14	13	12	11	10	9	8
			Rese	erved		20) (05	2)~
7	6	5	4	3	2	1	0
Reserved	RHSC	FNOF	UnRecErr	Resume	SOF	WBDnHD	SchOR

Bits	Descriptions	5
[30]	ос	Ownership Change This bit is set when the OwnershipChangeRequest bit of <i>HcCommandStatus</i> is set.
[6]	RHSC	<b>Root Hub Status Change</b> This bit is set when the content of <i>HcRhStatus</i> or the content of any <i>HcRhPortStatus</i> register has changed.
[5]	FNOF	Frame Number Overflow Set when bit 15 of FrameNumber changes value.
[4]	UnRecErr	<b>Unrecoverable Error</b> This event is not implemented and is hard-coded to `0.' Writes are ignored.
[3]	Resume	<b>Resume Detected</b> Set when Host Controller detects resume signaling on a downstream port.
[2]	SOF	Start Of Frame Set when the Frame Management block signals a 'Start of Frame' event.
[1]	WBDnHD	Write Back Done Head Set after the Host Controller has written <i>HcDoneHead</i> to <i>HccaDoneHead</i> .
[0]	SchOR	Scheduling Overrun Set when the List Processor determines a Schedule Overrun has occurred.
		Publication Release Date: Jun. 18, 201 209 Revision: A



### Host Controller Interrupt Enable Register (HcIntEn)

Register	Address	R/W	Description	Reset Value
HcIntEn	0xB000_7010	R/W	Host Controller Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
IntEn	OCEn			Rese	erved	A	
23	22	21	20	19	18	17	16
			Rese	erved	5	2 5	
15	14	13	12	11	10	9	8
			Rese	erved		20) (05	0)~
7	6	5	4	3	2	1	0
Reserved	RHSCEn	FNOFEn	URErrEn	ResuEn	SOFEn	WBDHEn	SchOREn

Bits	Descriptions							
[31]	IntEn	Master Interrupt Enable This bit is a global interrupt enable. A write of `1' allows interrupts to be enabled via the specific enable bits listed above.						
[30]	OCEn	Ownership Change Enable 0: Ignore 1: Enables interrupt generation due to Ownership Change.						
[6]	RHSCEn	Root Hub Status Change Enable 0: Ignore 1: Enables interrupt generation due to Root Hub Status Change.						
[5]	FNOFEn	Frame Number Overflow Enable 0: Ignore 1: Enables interrupt generation due to Frame Number Overflow.						
[4]	URErrEn	<b>Unrecoverable Error Enable</b> This event is not implemented. All writes to this bit are ignored.						
[3]	ResuEn	Resume Detected Enable 0: Ignore 1: Enables interrupt generation due to Resume Detected.						
[2]	SOFEn	Start Of Frame Enable 0: Ignore 1: Enables interrupt generation due to Start of Frame.						
[1]	WBDHEn	Write Back Done Head Enable 0: Ignore 1: Enables interrupt generation due to Write-back Done Head.						
[0]	SchOREn	Scheduling Overrun Enable 0: Ignore 1: Enables interrupt generation due to Scheduling Overrun.						
		Publication Poloaco Dato: Jun. 18, 2010						



### Host Controller Interrupt Disable Register (HcIntDis)

Register	Address	R/W	Description	Reset Value
HcIntDis	0xB000_7014	R/W	Host Controller Interrupt Disable Register	0x0000_0000

31	30	29	28	27	26	25	24
IntDis	OCDis			Rese	erved	A	
23	22	21	20	19	18	17	16
			Rese	erved	51	2 00	
15	14	13	12	11	10	9	8
			Rese	erved		20) (05	0)
7	6	5	4	3	2	1	0
Reserved	RHSCDis	FNOFDis	URErrDis	ResuDis	SOFDis	WBDHDis	SchORDis

Bits	Descriptions	escriptions							
[31]	IntDis	Master Interrupt Disable Global interrupt disable. A write of `1' disables all interrupts.							
[30]	OCDis	Ownership Change Disable 0: Ignore 1: Disables interrupt generation due to Ownership Change.							
[6]	RHSCDis	Root Hub Status Change Disable 0: Ignore 1: Disables interrupt generation due to Root Hub Status Change.							
[5]	FNOFDis	Frame Number Overflow Disable 0: Ignore 1: Disables interrupt generation due to Frame Number Overflow.							
[4]	URErrDis	<b>Unrecoverable Error Disable</b> This event is not implemented. All writes to this bit are ignored.							
[3]	ResuDis	Resume Detected Disable 0: Ignore 1: Disables interrupt generation due to Resume Detected.							
[2]	SOFDis	Start Of Frame Disable 0: Ignore 1: Disables interrupt generation due to Start of Frame.							
[1]	WBDHDis	Write Back Done Head Disable 0: Ignore 1: Disables interrupt generation due to Write-back Done Head.							
[0]	SchORDis	Scheduling Overrun Disable 0: Ignore 1: Disables interrupt generation due to Scheduling Overrun.							



### Host Controller Communication Area Register (HcHCCA)

Register	Address	R/W	Description	Reset Value
HcHCCA	0xB000_7018	R/W	Host Controller Communication Area Register	0x0000_0000

31	30	29	28	27	26	25	24
			HC	СА	SIA		
23	22	21	20	19	18	17	16
			HC	СА	SU	200	
15	14	13	12	11	10	9	8
			HC	СА		20 (	$O)_{\alpha}$
7	6	5	4	3	2	1	0
			Rese	rved		20	20

Bits	Descriptions		
[31:7]	НССА	Host Controller Communication Area	

### Host Controller Period Current ED Register (HcPerCED)

Register	Address	R/W	Description	Reset Value
HcPerCED	0xB000_701C	R/W	Host Controller Period Current ED Register	0x0000_0000

31	30	29	28	27	26	25	24
Jar .			Peri	iCED			
23	22	21	20	19	18	17	16
ary.			Peri	iCED			
15	14	13	12	11	10	9	8
65	To		Peri	iCED			
7	6	5	4	3	2	1	0
20	Peri	CED			Rese	erved	

Bits	Descriptions	
[31:4]	PeriCED	Periodic Current ED Pointer to the current Periodic List ED.



### Host Controller Control Head ED Register (HcCtrHED)

Register	Address	R/W	Description	Reset Value
HcCtrHED	0xB000_7020	R/W	Host Controller Control Head ED Register	0x0000_0000

31	30	29	28	27	26	25	24
			Ctrl	HED	S/A		
23	22	21	20	19	18	17	16
			Ctrl	HED	SU	S	
15	14	13	12	11	10	9	8
			Ctrl	HED		-20 (	O
7	6	5	4	3	2	1	0
	Ctrl	HED			Rese	rved	L'A

Bits	Descriptions	
[31:4]	CtrlHED	Control Head ED Pointer to the Control List Head ED.

### Host Controller Control Current ED Register (HcCtrCED)

Register	Address	R/W	Description	Reset Value
HcCtrCED	0xB000_7024	R/W	Host Controller Control Current ED Register	0x0000_0000

31	30	29	28	27	26	25	24
VPr			Ctrl	CED			
23	22	21	20	19	18	17	16
R.Y.			Ctrl	CED			
15	14	13	12	11	10	9	8
62	To		Ctrl	CED			
7	6	5	4	3	2	1	0
2	Ctrl	CED			Rese	rved	

Bits	Descriptions	
[31:4]	CtrICED	Control Current Head ED Pointer to the current Control List Head ED.



### Host Controller Bulk Head ED Register (HcBlkHED)

Register	Address	R/W	Description	Reset Value
HcBlkHED	0xB000_7028	R/W	Host Controller Bulk Head ED Register	0x0000_0000

31     30     29     28     27     26     25     24       BIKHED       23     22     21     20     19     18     17     16       BIKHED       15     14     13     12     11     10     9     8       BIKHED       7     6     5     4     3     2     1     0       BIKHED
23     22     21     20     19     18     17     16       BIKHED       15     14     13     12     11     10     9     8       BIKHED       7     6     5     4     3     2     1     0
BikHED         BikHED           15         14         13         12         11         10         9         8           BikHED           7         6         5         4         3         2         1         0
15     14     13     12     11     10     9     8       BIKHED       7     6     5     4     3     2     1     0
BIKHED 7 6 5 4 3 2 1 0
7 6 5 4 3 2 1 0
BIKHED Reserved

Bits	Descriptions		
[31:4]	BIKHED	Bulk Head ED Pointer to the Bulk List Head ED.	13

### Host Controller Bulk Current Head ED Register (HcBlkCED)

Register	Address	R/W	Description	Reset Value
HcBlkCED	0xB000_702C	R/W	Host Controller Bulk Current ED Register	0x0000_0000

31	30	29	28	27	26	25	2
			Blk0	CED			
23	22	21	20	19	18	17	1
No.			Blk0	CED			
15	14	13	12	11	10	9	8
VA 1			Blk	CED			
7	6	5	4	3	2	1	C
00	Bik	CED			Rese	erved	

Bits	Descriptions	
[31:4]	BIKCED	Bulk Current Head ED Pointer to the current Bulk List Head ED.

### Host Controller Done Head Register (HcDoneH)

Register	Address	R/W	Description	Reset Value
HcDoneH	0xB000_7030	R/W	Host Controller Done Head Register	0x0000_0000

30	29	28	27	26	25	24	
DoneH							
22	21	20	19	18	17	16	
DoneH							
14	13	12	11	10	9	8	
		Dor	neH		20 (	0)~	
6	5	4	3	2	1	0	
DoneH				Rese	rved	20	
	22 14 6	22 21 14 13 6 5	Dor           22         21         20           Dor         Dor           14         13         12           0         Dor           6         5         4	DoneH           22         21         20         19           DoneH           14         13         12         11           DoneH           6         5         4         3	DoneH           22         21         20         19         18           DoneH           14         13         12         11         10           DoneH           6         5         4         3         2	DoneH           22         21         20         19         18         17           DoneH           14         13         12         11         10         9           DoneH           6         5         4         3         2         1	

Bits	Descriptions	
[31:4]	DoneH	Done Head Pointer to the current Done List Head ED.






### Host Controller Frame Interval Register (HcFmIntv)

Register	Address	R/W	Description	Reset Value
HcFmIntv	0xB000_7034	R/W	Host Controller Frame Interval Register	0x0000_2EDF

31	30	29	28	27	26	25	24
FmIntvT		FSDPktCnt					
23	22	21	20	19	18	17	16
	FSDPktCnt						
15	14	13	12	11	10	9	8
Rese	Reserved FmInterval						0)
7	6	5	4	3	2	1	0
	FmInterval						

Bits	Descriptions	
[31]	FmIntvT	Frame Interval Toggle This bit is toggled by HCD when it loads a new value into FrameInterval.
[30: 16]	FSDPktCnt	<b>FS Largest Data Packet</b> This field specifies a value that is loaded into the Largest Data Packet Counter at the beginning of each frame.
[13:0]	FmInterval	<b>Frame Interval</b> This field specifies the length of a frame as (bit times - 1). For 12,000 bit times in a frame, a value of 11,999 is stored here.





#### Host Controller Frame Remaining Register (HcFmRem)

Register	Address	R/W	Description	Reset Value
HcFmRem	0xB000_7038	R	Host Controller Frame Remaining Register	0x0000_0000

				1 A A			
31	30	29	28	27	26	25	24
FmRemT				Reserved	Sin	2	
23	22	21	20	19	18	17	16
			Rese	erved	SU	S	
15	14	13	12	11	10	9	8
Rese	erved			FmRe	emain	20) (	0)
7	6	5	4	3	2	1	0
			FmRe	emain		20)	0

Bits	Descriptions	
[31]	FmRemT	Frame Remaining Toggle Loaded with FrameIntervalToggle when FrameRemaining is loaded.
[13:0]	FmRemain	<b>Frame Remaining</b> When the Host Controller is in the USBOPERATIONAL state, this 14-bit field decrements each 12 MHz clock period. When the count reaches 0, (end of frame) the counter reloads with <b>FrameInterval</b> . In addition, the counter loads when the Host Controller transitions into USBOPERATIONAL.





#### Host Controller Frame Number Register (HcFNum)

Register	Address	R/W	Description	Reset Value
HcFNum	0xB000_703C	R	Host Controller Frame Number Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	S/A	$\sim$	
23	22	21	20	19	18	17	16
			Rese	erved	SU	Sp	
15	14	13	12	11	10	9	8
			FmN	Num		20) (05	2)~
7	6	5	4	3	2	1	0
			Fm	Num		23	06

Bits	Descriptions	
[15:0]	FmNum	Frame Number This 16-bit incrementing counter field is incremented coincident with the loading of FrameRemaining. The count rolls over from `FFFFh' to `0h.'

#### Host Controller Periodic Start Register (HcPerSt)

Register	Address	R/W	Description	Reset Value
HcPerSt	0xB000_7040	R/W	Host Controller Periodic Start Register	0x0000_0000

		.,			· · · <b>J</b> · · ·		
31	30	29	28	27	26	25	2
			Rese	erved			
23	22	21	20	19	18	17	1
2 Mile			Rese	erved			
15	14	13	12	11	10	9	
Rese	rved			Peri	Start		
7	6	5	4	3	2	1	
0	2. 200	-	Peri	Start	<u>.</u>	•	

Bits	Descriptions	5
[13:0]	PeriStart	<b>Periodic Start</b> This field contains a value used by the List Processor to determine where in a frame the Periodic List processing must begin.



#### Host Controller Root Hub Descriptor A Register (HcRhDeA)

Register	Address	R/W	Description	Reset Value
HcRhDeA	0xB000_7048	R/W	Host Controller Root Hub Descriptor A Register	0x0100_0002

25 24 17 16
17 16
17 16
SP Sp
9 8
pe NPS PSM
1 0
20, 6
/

[31:24]       PwrGDT       that the power switching is effective within 2 ms. Only bits [25:24] and implemented as R/W. The remaining bits are read only as '0'. It is not expected that these bits be written to anything other than 1h, but limited adjustment i provided. This field should be written to support system implementation. This field should always be written to a non-zero value.         [12]       NOCP       No Over Current Protection This bit should be written to support the external system port over-current implementation. 0 = Over-current status is reported 1 = Over-current status is not reported         [11]       OCPM       Over Current Protection Mode This bit should be written 0 and is only valid when NOCP bit is cleared. 0 = Global Over-Current 1 = Individual Over-Current         [10]       DevType       Device Type         [9]       NPS       No Power Switching This bit should be written to support the external system port power switching implementation.         [9]       NPS       Ports are power switched. 1 = Ports are always powered on.	Bits	Description	าร
[12]       NOCP       This bit should be written to support the external system port over-current implementation. 0 = Over-current status is reported 1 = Over-current status is not reported         [11]       OCPM       Over Current Protection Mode This bit should be written 0 and is only valid when NOCP bit is cleared. 0 = Global Over-Current 1 = Individual Over-Current         [10]       DevType       Device Type         [9]       NPS       No Power Switching This bit should be written to support the external system port power switching implementation. 0 = Ports are power switched. 1 = Ports are always powered on.         [8]       PSM       Power Switching Mode This bit is only valid when NoPowerSwitching is cleared. This bit should be written '0'. 0 = Global Switching	[31:24]	PwrGDT	This field value is represented as the number of 2 ms intervals, which ensuring that the power switching is effective within 2 ms. Only bits [25:24] are implemented as R/W. The remaining bits are read only as '0'. It is not expected that these bits be written to anything other than 1h, but limited adjustment is provided. This field should be written to support system implementation. This
[11]       OCPM       This bit should be written 0 and is only valid when NOCP bit is cleared.         0 = Global Over-Current       1 = Individual Over-Current         [10]       DevType       Device Type         [9]       NPS       No Power Switching This bit should be written to support the external system port power switching implementation.         0 = Ports are power switched.       1 = Ports are always powered on.         [8]       PSM       Power Switching Mode This bit is only valid when NoPowerSwitching is cleared. This bit should be written '0'.         [8]       PSM       Global Switching	[12]	NOCP	This bit should be written to support the external system port over-current implementation. 0 = Over-current status is reported
[9]       NPS       No Power Switching This bit should be written to support the external system port power switching implementation. 0 = Ports are power switched. 1 = Ports are always powered on.         [8]       PSM       Power Switching Mode This bit is only valid when NoPowerSwitching is cleared. This bit should be written '0'. 0 = Global Switching	[11]	ОСРМ	This bit should be written 0 and is only valid when <b>NOCP</b> bit is cleared. 0 = Global Over-Current
[9]       NPS       This bit should be written to support the external system port power switching implementation.         [9]       NPS       Implementation.         0 = Ports are power switched.       1 = Ports are always powered on.         [8]       PSM       Power Switching Mode         [8]       PSM       This bit is only valid when NoPowerSwitching is cleared. This bit should be written '0'.         0 = Global Switching       0 = Global Switching	[10]	DevType	Device Type
[8] <b>PSM</b> This bit is only valid when <b>NoPowerSwitching</b> is cleared. This bit should be written '0'. 0 = Global Switching	[9]	NPS	This bit should be written to support the external system port power switching implementation. 0 = Ports are power switched.
	[8]	PSM	This bit is only valid when <b>NoPowerSwitching</b> is cleared. This bit should be written '0'. 0 = Global Switching

Bits	Description	Descriptions				
[7:0]	DPortNum	Number Downstream Ports				





#### Host Controller Root Hub Descriptor B Register (HcRhDeB)

Register	Address	R/W	Description	Reset Value
HcRhDeB	0xB000_704C	R/W	Host Controller Root Hub Descriptor B Register	0x0000_0000

31	30	29	28	27	26	25	24
			PP	СМ	SID	2	
23	22	21	20	19	18	17	16
			PP	СМ	S	Sh	
15	14	13	12	11	10	9	8
			DevRe	emove		20) (0	2)~
7	6	5	4	3	2	1	0
			DevRe	emove		20	20

Bits	Descriptions	
[31:16]	РРСМ	Port Power Control Mask Global-power switching. This field is only valid if NoPowerSwitching is cleared and PowerSwitchingMode is set (individual port switching). When set, the port only responds to individual port power switching commands (Set/ClearPortPower). When cleared, the port only responds to global power switching commands (Set/ClearGlobalPower). 0 = Device not removable 1 = Global-power mask Port Bit relationship - Unimplemented ports are reserved, read/write '0'. 0 : Reserved 1 : Port 1 2 : Port 2  15 : Port 15
[15:0]	DevRemove	Device Removable 0 = Device not removable 1 = Device removable Port Bit relationship 0 : Reserved 1 : Port 1 2 : Port 2  15 : Port 15 Unimplemented ports are reserved, read/write '0'.



#### Host Controller Root Hub Status Register (HcRhSts)

Register	Address	R/W	Description	Reset Value
HcRhSts	0xB000_7050	R/W	Host Controller Root Hub Status Register	0x0000_0000

31	30	29	28	27	26	25	24
RWECIr				Reserved	S/A		
23	22	21	20	19	18	17	16
		Rese	erved		SVI	OCIC	LPSC
15	14	13	12	11	10	9	8
DRWEn				Reserved		20) (0	
7	6	5	4	3	2	1	0
		Rese	erved			OC	LPS

Bits	Description	ons
[31]	RWECIr	Clear Remote Wakeup Enable Writing a '1' to this bit clears DeviceRemoteWakeupEnable. Writing a '1' has no effect.
[17]	ocic	<b>Over Current Indicator Change</b> This bit is set when <b>OverCurrentIndicator</b> changes. Writing a '1' clears this bit. Writing a '0' has no effect.
[16]	LPSC	<ul> <li>(Read) LocalPowerStatusChange</li> <li>Not supported. Always read '0'.</li> <li>(Write) SetGlobalPower</li> <li>Write a '1' issues a SetGlobalPower command to the ports. Writing a '0' has no effect.</li> </ul>
[15]	DRWEn	<ul> <li>(Read) DeviceRemoteWakeupEnable</li> <li>This bit enables ports' ConnectStatusChange as a remote wakeup event.</li> <li>0 = disabled</li> <li>1 = enabled</li> <li>(Write) SetRemoteWakeupEnable</li> <li>Writing a '1' sets DeviceRemoteWakeupEnable. Writing a '0' has no effect.</li> </ul>
[1]	oc	Over Current Indicator This bit reflects the state of the OVRCUR pin. This field is only valid if NoOverCurrentProtection and OverCurrentProtectionMode are cleared. 0 = No over-current condition 1 = Over-current condition
[0]	LPS	(Read) LocalPowerStatus Not Supported. Always read '0'. (Write) ClearGlobalPower Writing a '1' issues a ClearGlobalPower command to the ports. Writing a '0' has no effect.



#### Host Controller Root Hub Port Status (HcRhPrt [1: 2])

Register	Address	R/W	Description	Reset Value
HcRhPrt1	0xB000_7054	R/W	Host Controller Root Hub Port Status [1]	0x0000_0000
HcRhPrt2	0xB000_7058	R/W	Host Controller Root Hub Port Status [2]	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	So a	40	
23	22	21	20	19	18	17	16
	Reserved		PRSC	POCIC	PSSC	PESC	csc
15	14	13	12	11	10	9	8
		Rese	erved			LSDev	PPS
7	6	5	4	3	2	1	0
	Reserved		PR	POC	PS	PE 🚫	CC

Bits	Description	ns
[20]	PRSC	<ul> <li>Port Reset Status Change</li> <li>This bit indicates that the port reset signal has completed.</li> <li>0 = Port reset is not complete.</li> <li>1 = Port reset is complete.</li> </ul>
[19]	POCIC	<b>Port Over Current Indicator Change</b> This bit is set when <b>OverCurrentIndicator</b> changes. Writing a '1' clears this bit. Writing a '0' has no effect.
[18]	PSSC	<ul> <li>Port Suspend Status Change</li> <li>This bit indicates the completion of the selective resume sequence for the port.</li> <li>0 = Port is not resumed.</li> <li>1 = Port resume is complete.</li> </ul>
[17]	PESC	<ul> <li>Port Enable Status Change</li> <li>This bit indicates that the port has been disabled due to a hardware event (cleared PortEnableStatus).</li> <li>0 = Port has not been disabled.</li> <li>1 = PortEnableStatus has been cleared.</li> </ul>
[16]	csc	Connect Status Change This bit indicates connect or disconnect event has been detected. Writing a '1' clears this bit. Writing a '0' has no effect. 0 = No connect/disconnect event. 1 = Hardware detection of connect/disconnect event. Note: If DeviceRemoveable is set, this bit resets to '1'.



Bits	Descriptions	
[9]	LSDev	<ul> <li>(Read) LowSpeedDeviceAttached</li> <li>This bit defines the speed (and bud idle) of the attached device. It is only valid when CurrentConnectStatus is set.</li> <li>0 = Full Speed device</li> <li>1 = Low Speed device</li> <li>(Write) ClearPortPower</li> <li>Writing a '1' clears PortPowerStatus. Writing a '0' has no effect</li> </ul>
[8]	PPS	<ul> <li>(Read) PortPowerStatus</li> <li>This bit reflects the power state of the port regardless of the power switching mode.</li> <li>0 = Port power is off.</li> <li>1 = Port power is on.</li> <li>Note: If NoPowerSwitching is set, this bit is always read as '1'.</li> <li>(Write) SetPortPower</li> <li>Writing a '1' sets PortPowerStatus. Writing a '0' has no effect.</li> </ul>
[4]	PR	<ul> <li>(Read) PortResetStatus</li> <li>0 = Port reset signal is not active.</li> <li>1 = Port reset signal is active.</li> <li>(Write) SetPortReset</li> <li>Writing a '1' sets PortResetStatus. Writing a '0' has no effect.</li> </ul>
[3]	POC	<ul> <li>(Read) PortOverCurrentIndicator</li> <li>This bit reflects the state of the OVRCUR pin dedicated to this port. This field is only valid if NoOverCurrentProtection is cleared and</li> <li>OverCurrentProtectionMode is set.</li> <li>0 = No over-current condition</li> <li>1 = Over-current condition</li> <li>(Write) ClearPortSuspend</li> <li>Writing a '1' initiates the selective resume sequence for the port. Writing a '0' has no effect.</li> </ul>
[2]	PS	<ul> <li>(Read) PortSuspendStatus</li> <li>0 = Port is not suspended</li> <li>1 = Port is selectively suspended</li> <li>(Write) SetPortSuspend</li> <li>Writing a '1' sets PortSuspendStatus. Writing a '0' has no effect.</li> </ul>
[1]	PE	<ul> <li>(Read) PortEnableStatus</li> <li>0 = Port disabled.</li> <li>1 = Port enabled.</li> <li>(Write) SetPortEnable</li> <li>Writing a '1' sets PortEnableStatus. Writing a '0' has no effect.</li> </ul>
		Publication Release Date: Jun. 18, 2010 224 Revision: A4



Bits	Descriptions	
[0]	сс	<ul> <li>(Read) CurrentConnectStatus</li> <li>0 = No device connected.</li> <li>1 = Device connected.</li> <li>NOTE: If DeviceRemoveable is set (not removable) this bit is always '1'.</li> <li>(Write) ClearPortEnable</li> <li>Writing '1' a clears PortEnableStatus. Writing a '0' has no effect.</li> </ul>





#### USB Operational Mode Enable Register (OpModEn)

Register	Address	R/W	Description	Reset Value
OpModEn	0xB000_7204	R/W	USB Operational Mode Enable Register	0X0000_0000

				1 A A						
31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Reserved			20) (05	SIEPDis			
7	1	0								
	Rese	rved		OCALow	Reserved	ABORT	DBR16			

Bits	Description	IS
[8]	SIEPDis	SIE Pipeline Disable When set, waits for all USB bus activity to complete prior to returning completion status to the List Processor. This is a failsafe mechanism to avoid potential problems with the clk_dr transition between 1.5 MHz and 12 MHz.
[3]	OCALow	Over Current Active Low This bit controls the polarity of over current flag from external power IC. 0: Over current flag is high active 1: Over current flag is low active
[1]	ABORT	AHB Bus ERROR Response This bit indicates there is an ERROR response received in AHB bus. 0: No ERROR response received 1: ERROR response received
[0]	DBR16	<b>Data Buffer Region 16</b> When set, the size of the data buffer region is 16 bytes. Otherwise, the size is 32 bytes.
[0]	DBR16	When set, the size of the data buffer region is 16 bytes. Otherwise, the size

# 32-BIT ARM926EJ-S BASED MCU

# 7.8 USB 2.0 Device Controller

The NUC910ABN USB Device Controller is compliant to the USB Specification version 2.0. It also supports the software control for device remote-wakeup and 6 configurable endpoints in addition to Control Endpoint. Each of these endpoints can be Isochronous, Bulk or Interrupt and they can be either of IN or OUT direction with maximum packet size up to 1024 bytes. Three different modes of operation (Auto validation mode, manual validation mode and Fly mode) are supported for IN-endpoint.

# 7.8.1 USB Device Register Group Summary

Register Groups	Description
Main Control Registers	These set of registers control the global enable of interrupts and maintain the status of the interrupts
USB Control Registers	These set of registers control the USB related events to/from the USB host and hold the status of the USB events.
Control Endpoint Registers	These set of registers direct the control endpoint in handling the USB requests from the host and hold the status information of the transactions.
Non control Endpoint Registers	These set of registers configure, control and exhibit the status of the non-control endpoints' operation
DMA Registers	These registers are responsible for the DMA related operations

# 7.8.2 USB Device Control Registers Map

Register	Address	R/W	Description	Reset Value			
$USBD_BA = 0xB000_6000$							
IRQ_STAT	0xB000_6000	R	Interrupt Register	0x0000_0000			
IRQ_ENB_L	0xB000_6008	R/W	Interrupt Enable Low Register	0x0000_0001			
USB_IRQ_STAT	0xB000_6010	R/W	USB Interrupt Status register	0x0000_0000			
USB_IRQ_ENB	0xB000_6014	R/W	USB Interrupt Enable register	0x0000_0040			
USB_OPER	0xB000_6018	R/W	USB operational register	0x0000_0002			

Register	Address	R/W	Description	Reset Value
USB_FRAME_CNT	0xB000_601C	R	USB frame count register	0x0000_0000
USB_ADDR	0xB000_6020	R/W	USB address register	0x0000_0000
CEP_DATA_BUF	0xB000_6028	R/W	Control-ep Data Buffer	0x0000_0000
CEP_CTRL_STAT	0xB000_602C	R/W	Control-ep Control and Status	0x0000_0000
CEP_IRQ_ENB	0xB000_6030	R/W	Control-ep Interrupt Enable	0x0000_0000
CEP_IRQ_STAT	0xB000_6034	R/W	Control-ep Interrupt Status	0x0000_1000
IN_TRNSFR_CNT	0xB000_6038	R/W	In-transfer data count	0x0000_0000
OUT_TRNSFR_CNT	0xB000_603C	R	Out-transfer data count	0x0000_0000
CEP_CNT	0xB000_6040	R	Control-ep data count	0×0000_0000
SETUP1_0	0xB000_6044	R	Setupbyte1 & byte0	0x0000_0000
SETUP3_2	0xB000_6048	R	Setupbyte3 & byte2	0x0000_0000
SETUP5_4	0xB000_604C	R	Setupbyte5 & byte4	0x0000_0000
SETUP7_6	0xB000_6050	R	Setupbyte7 & byte6	0x0000_0000
CEP_START_ADDR	0xB000_6054	R/W	Control EP's RAM start address	0x0000_0000
CEP_END_ADDR	0xB000_6058	R/W	Control EP's RAM end address	0x0000_0000
DMA_CTRL_STS	0xB000_605C	R/W	DMA control and status register	0x0000_0000
DMA_CNT	0xB000_6060	R/W	DMA count register	0x0000_0000
EPA_DATA_BUF	0xB000_6064	R/W	Endpoint A data register	0x0000_0000
EPA_IRQ_STAT	0xB000_6068	R/W	Endpoint A Interrupt status register	0x0000_0002
EPA_IRQ_ENB	0xB000_606C	R/W	Endpoint A Interrupt enable register	0x0000_0000
EPA_DATA_CNT	0xB000_6070	R	Data count available in endpoint A buffer	0x0000_0000
EPA_RSP_SC	0xB000_6074	R/W	Endpoint A response register set/clear	0x0000_0000
EPA_MPS	0xB000_6078	R/W	Endpoint A maximum packet size register	0x0000_0000
EPA_CNT	0xB000_607C	R/W	Endpoint A transfer count register	0x0000_0000
EPA_CFG	0xB000_6080	R/W	Endpoint A configuration register	0x0000_0012
EPA_START_ADDR	0xB000_6084	R/W	Endpoint A RAM start address	0x0000_0000
EPA_END_ADDR	0xB000_6088	R/W	Endpoint A RAM end address	0x0000_0000
EPB_DATA_BUF	0xB000_608C	R/W	Endpoint B data register	0x0000_0000
EPB_IRQ_STAT	0xB000_6090	R/W	Endpoint B Interrupt status register	0x0000_0002
EPB_IRQ_ENB	0xB000_6094	R/W	Endpoint B Interrupt enable register	0x0000_0000

Register	Address	R/W	Description	Reset Value
EPB_DATA_CNT	0xB000_6098	R	Data count available in endpoint B buffer	0x0000_0000
EPB_RSP_SC	0xB000_609C	R/W	Endpoint B response register set/clear	0x0000_0000
EPB_MPS	0xB000_60A0	R/W	Endpoint B maximum packet size register	0x0000_0000
EPB_TRF_CNT	0xB000_60A4	R/W	Endpoint B transfer count register	0x0000_0000
EPB_CFG	0xB000_60A8	R/W	Endpoint B configuration register	0x0000_0022
EPB_START_ADDR	0xB000_60AC	R/W	Endpoint B RAM start address	0x0000_0000
EPB_END_ADDR	0xB000_60B0	R/W	Endpoint B RAM end address	0x0000_0000
EPC_DATA_BUF	0xB000_60B4	R/W	Endpoint C data register	0x0000_0000
EPC_IRQ_STAT	0xB000_60B8	R/W	Endpoint C Interrupt status register	0x0000_0002
EPC_IRQ_ENB	0xB000_60BC	R/W	Endpoint C Interrupt enable register	0x0000_0000
EPC_DATA_CNT	0xB000_60C0	R	Data count available in endpoint C buffer	0x0000_0000
EPC_RSP_SC	0xB000_60C4	R/W	Endpoint C response register set/clear	0x0000_0000
EPC_MPS	0xB000_60C8	R/W	Endpoint C maximum packet size register	0x0000_0000
EPC_TRF_CNT	0xB000_60CC	R/W	Endpoint C transfer count register	0x0000_0000
EPC_CFG	0xB000_60D0	R/W	Endpoint C configuration register	0x0000_0032
EPC_START_ADDR	0xB000_60D4	R/W	Endpoint C RAM start address	0x0000_0000
EPC_END_ADDR	0xB000_60D8	R/W	Endpoint C RAM end address	0x0000_0000
EPD_DATA_BUF	0xB000_60DC	R/W	Endpoint D data register	0x0000_0000
EPD_IRQ_STAT	0xB000_60E0	R/W	Endpoint D Interrupt status register	0x0000_0002
EPD_IRQ_ENB	0xB000_60E4	R/W	Endpoint D Interrupt enable register	0x0000_0000
EPD_DATA_CNT	0xB000_60E8	R	Data count available in endpoint D buffer	0x0000_0000
EPD_RSP_SC	0xB000_60EC	R/W	Endpoint D response register set/clear	0x0000_0000
EPD_MPS	0xB000_60F0	R/W	Endpoint D maximum packet size register	0x0000_0000
EPD_TRF_CNT	0xB000_60F4	R/W	Endpoint D transfer count register	0x0000_0000
EPD_CFG	0xB000_60F8	R/W	Endpoint D configuration register	0x0000_0042
EPD_START_ADDR	0xB000_60FC	R/W	Endpoint D RAM start address	0x0000_0000
EPD_END_ADDR	0xB000_6100	R/W	Endpoint D RAM end address	0x0000_0000
EPE_DATA_BUF	0xB000_6104	R/W	Endpoint E data register	0x0000_0000
EPE_IRQ_STAT	0xB000_6108	R/W	Endpoint E Interrupt status register	0x0000_0002
EPE_IRQ_ENB	0xB000_610C	R/W	Endpoint E Interrupt enable register	0x0000_0000

Register	Address	R/W	Description	Reset Value
EPE_DATA_CNT	0xB000_6110	R	Data count available in endpoint E buffer	0x0000_0000
EPE_RSP_SC	0xB000_6114	R/W	Endpoint E response register set/clear	0x0000_0000
EPE_MPS	0xB000_6118	R/W	Endpoint E maximum packet size register	0x0000_0000
EPE_TRF_CNT	0xB000_611C	R/W	Endpoint E transfer count register	0x0000_0000
EPE_CFG	0xB000_6120	R/W	Endpoint E configuration register	0x0000_0052
EPE_START_ADDR	0xB000_6124	R/W	Endpoint E RAM start address	0x0000_0000
EPE_END_ADDR	0xB000_6128	R/W	Endpoint E RAM end address	0x0000_0000
EPF_DATA_BUF	0xB000_612C	R/W	Endpoint F data register	0x0000_0000
EPF_IRQ_STAT	0xB000_6130	R/W	Endpoint F Interrupt status register	0x0000_0002
EPF_IRQ_ENB	0xB000_6134	R/W	Endpoint F Interrupt enable register	0x0000_0000
EPF_DATA_CNT	0xB000_6138	R	Data count available in endpoint F buffer	0x0000_0000
EPF_RSP_SC	0xB000_613C	R/W	Endpoint F response register set/clear	0x0000_0000
EPF_MPS	0xB000_6140	R/W	Endpoint F maximum packet size register	0x0000_0000
EPF_TRF_CNT	0xB000_6144	R/W	Endpoint F transfer count register	0x0000_0000
EPF_CFG	0xB000_6148	R/W	Endpoint F configuration register	0x0000_0062
EPF_START_ADDR	0xB000_614C	R/W	Endpoint F RAM start address	0x0000_0000
EPF_END_ADDR	0xB000_6150	R/W	Endpoint F RAM end address	0x0000_0000
USB_DMA_ADDR	0xB000_6700	R/W	AHB_DMA address register	0x0000_0000
USB_PHY_CTL	0xB000_6704	R/W	USB PHY control register	0x0000_0060
			Publication Release Dat 230	e: Jun. 18, 201 Revision: A



# 7.8.3 USB Device Control Registers

#### Interrupt Register (IRQ)

R	egister	Address	ess R/W Description			Default Value			
IRQ 0xB000_6000		000	R	Interru	pt Register	CST P		0x0000_0000	
	31	30	29		28	27	26	25	24
					Rese	rved			
ſ	23	22	21		20	19	18	17	16
ſ					Rese	rved		10	22
ſ	15	14	13		12	11	10	9	8
	Reserved						- 73	00	
7 6 5		5		4	3	2	1	0	
	EPF_INT	EPE_INT	EPD_II	NT E	PC_INT	EPB_INT	EPA_INT	CEP_INT	USB_INT

Bits	Descriptio	ns
[7]	EPF_INT	This bit conveys the interrupt for Endpoints F. When set, the corresponding Endpoint F's interrupt status register should be read to determine the cause of the interrupt.
[6]	EPE_INT	This bit conveys the interrupt for Endpoints E. When set, the corresponding Endpoint E's interrupt status register should be read to determine the cause of the interrupt.
[5]	EPD_INT	This bit conveys the interrupt for Endpoints D. When set, the corresponding Endpoint D's interrupt status register should be read to determine the cause of the interrupt.
[4]	EPC_INT	This bit conveys the interrupt for Endpoints C. When set, the corresponding Endpoint C's interrupt status register should be read to determine the cause of the interrupt.
[3]	EPB_INT	This bit conveys the interrupt for Endpoints B. When set, the corresponding Endpoint B's interrupt status register should be read to determine the cause of the interrupt.
[2]	EPA_INT	This bit conveys the interrupt for Endpoints A. When set, the corresponding Endpoint A's interrupt status register should be read to determine the cause of the interrupt.
[1]	CEP_INT	<b>Control Endpoint Interrupt</b> . This bit conveys the interrupt status for control endpoint. When set, Control-ep's interrupt status register should be read to determine the cause of the interrupt.

Bits	Descriptio	ns
[0]	USB_INT	<b>USB Interrupt</b> . The interrupt status for USB specific events endpoint. When set, USB interrupt status register should be read to determine the cause of the interrupt.





#### Interrupt Enable Low Register (IRQ\_ENB\_L)

Register	Address	R/W	Description	Default Value		
IRQ_ENB_L	0xB000_6008	R/W	Interrupt Enable Low Register	0x0000_0001		

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			Rese	rved		20 6	N			
7	6	5	4	3	2	1	0			
EPF_IE	EPE_IE	EPD_IE	EPC_IE	EPB_IE	EPA_IE	CEP_IE	USB_IE			
						- 7.5	20			

Bits Descriptions								
[7]	EPF_IE	Interrupt Enable for Endpoint F. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint F						
[6]	EPE_IE	<b>Interrupt Enable for Endpoint E</b> . When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint E						
[5]	EPD_IE	Interrupt Enable for Endpoint D. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint D						
[4]	EPC_IE	<b>Interrupt Enable for Endpoint C</b> . When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint C						
[3]	EPB_IE	Interrupt Enable for Endpoint B. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint B						
[2]	EPA_IE	Interrupt Enable for Endpoint A. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint A.						
[1]	CEP_IE	<b>Control Endpoint Interrupt Enable</b> . When set, this bit enables a local interrupt to be generated when an interrupt is pending for the control endpoint.						
[0]	USB_IE	<b>USB Interrupt Enable.</b> When set, this bit enables a local interrupt to be generated when a U event occurs on the bus.						



#### USB Interrupt Status Register (USB\_IRQ\_STAT)

Register	Address	R/W	Description	Default Value
USB_IRQ_STAT	0xB000_6010	R/W	USB Interrupt Status Register	0x0000_0000

					- / A					
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
Reserved	TCLKOK_I	DMACOM_I	HISPD_IS	SUS_IS	RUM_IS	RST_IS	SOF_IS			
	S	S				56	22.0			

Bits	Descriptions						
[6]	TCLKOK_IS	<b>Usable Clock Interrupt.</b> This bit is set when usable clock is available from the transceiver. Writing `1" clears this bit.					
[5]	DMACOM_IS	<b>DMA Completion Interrupt.</b> This bit is set when the DMA transfer is over. Writing `1" clears this bit.					
[4]	High Speed Settle.HISPD_ISThis bit is set when the valid high-speed reset protocol is the device has settled is high-speed. Writing `1" clears this bit						
[3]	sus_is	<b>Suspend Request.</b> This bit is set as default and it has to be cleared by writing '1' before the USB reset. This bit is also set when a USB Suspend request is detected from the host. Writing '1' clears this bit.					
[2]	RUM_IS	<b>Resume</b> . When set, this bit indicates that a device resume has occurred. Writing a '1' clears this bit.					
[1]	RST_IS	<b>Reset Status</b> . When set, this bit indicates that either the USB root port reset is end. Writing a '1' clears this bit.					
[0]	SOF_IS	SOF. This bit indicates when a start-of-frame packet has been received. Writing a $1'$ clears this bit.					



#### USB Interrupt Enable Register (USB\_IRQ\_ENB)

Register	Address	R/W	Description	Default Value
USB_IRQ_ENB	0xB000_6014	R/W	USB Interrupt Enable Register	0x0000_0040

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			Reserve	ed		Un C	2			
7	6	5	4	3	2	1	0			
Reserved	TCLKOK_I	DMACOM_I	HISPD_IE	SUS_IE	RUM_IE	RST_IE	SOF_IE			
	E	E				4	320			

Bits	Descriptions	
[6]	TCLKOK_IE	Usable Clock Interrupt. This bit enables the usable clock interrupt.
[5]	DMACOM_IE	DMA Completion Interrupt. This bit enables the DMA completion interrupt
[4]	HISPD_IE	High Speed Settle. This bit enables the high-speed settle interrupt.
[3]	SUS_IE	Suspend Request. This bit enables the Suspend interrupt.
[2]	RUM_IE	Resume. This bit enables the Resume interrupt.
[1]	RST_IE	Reset Status. This bit enables the USB-Reset interrupt.
[0]	SOF_IE	SOF Interrupt. This bit enables the SOF interrupt.
		Publication Release Date: Jun. 18, 2010 235 Revision: A4



#### USB Operational Register (USB\_OPER)

Register	Address	R/W	Description	Default Value
USB_OPER	0xB000_6018	R/W	USB Operational Register	0x0000_0002
			1980 T	

31	30	29	28	27	26	25	24		
			51	2 CS.					
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved			1		
7	6	5	4	3	2	1	0		
Reserved					CUR_SPD	SET_HISPD	GEN_RUM		

Bits	Descriptions						
[2]	CUR_SPD	<b>USB Current Speed.</b> When set, this bit indicates that the DEVICE CONTROLLER has settled in High Speed and a zero indicates that the device has settled in Full Speed					
[1]	SET_HI SPD	<b>USB High Speed.</b> When set to one, this bit indicates the DEVICE CONTROLLER to initiate a chirp-sequence during reset protocol, if it set to zero, it indicates the DEVICE CONTROLLER to suppress the chirp-sequence during reset protocol, thereby allowing the DEVICE CONTROLLER to settle in full- speed, even though it is connected to a USB2.0 Host.					
[0]	GEN_RUM	Generate Resume. Writing a 1 to this bit causes a Resume sequence to be initiated to the host if device remote wakeup is enabled. This bit is self-clearing.					




#### USB Frame Count Register (USB\_FRAME\_CNT)

Register	Address	R/W	Description	Default Value
USB_FRAME_CNT	0xB000_601C	R	USB Frame Count Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Rese	erved	FRAME_CNT				5	
7	6	5	4	3	2	1	0
FRAME_CNT			Ν	/IFRAME_C	T		

Bits	Descriptions	Descriptions				
[13:3]	FRAME_CNT	<b>FRAME COUNTER.</b> This field contains the frame count from the most recent start-of- frame packet.				
[2:0]	MFRAME_CNT	<b>MICRO FRAME COUNTER.</b> This field contains the micro-frame number for the frame number in the frame counter field.				





#### USB Address Register (USB\_ADDR)

Register	Address	R/W	Description	Default Value
USB_ADDR	0xB000_6020	R/W	USB Address Register	0x0000_0000
			105 001	

30	29	28	27	26	25	24
		Rese	erved		Do.	
22	21	20	19	18	17	16
		Rese	erved	1	Alla	
14	13	12	11	10	9	8
Reserved						
6	5	4	3	2	1	0
ADDR						
	22 14	22 21 14 13	Rese 22 21 20 Rese 14 13 12 Rese	Reserved       22     21     20     19       Reserved       14     13     12     11       Reserved       6     5     4     3	Reserved       22     21     20     19     18       Reserved       14     13     12     11     10       Reserved       6     5     4     3     2	Reserved       22     21     20     19     18     17       Reserved       14     13     12     11     10     9       Reserved       6     5     4     3     2     1

Bits	Descriptions			
[6:0]	ADDR	This field contains the current USB address of the device. This field is cleared when a root port reset is detected.		



#### Control-ep Data Buffer (CEP\_DATA\_BUF)

Register	Address	R/W	Description	Default Value
CEP_DATA_BUF	0xB000_6028	RW	Control-ep Data Buffer	0x0000_0000
			105 001	

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	rved	1	Alla		
15	14	13	12	11	10	9	8	
DATA_BUF								
7	6	5	4	3	2	1	0	
DATA_BUF								

Bits	Descriptions			
[15:0]	DATA_BUF	<b>Control-ep Data Buffer.</b> Bits [15:8] of this register provide the high order byte and bits [7:0] of this register provide the lower order byte for the buffer transaction (read or write).		



#### Control-ep Control and Status (CEP\_CTRL\_STAT)

Register	Address	R/W	Description	Default Value
CEP_CTRL_STAT	0xB000_602C	RW	Control-ep Control and Status	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			FLUSH	ZEROLEN	STLALL	NAK_CLEAR	

Bits	Descriptions				
[3]	FLUSH	<b>CEP-FLUSH Bit.</b> Writing 1 to this bit cause the packet buffer and its corresponding CEP_AVL_CNT register to be cleared. This bit is self-cleaning.			
[2]	ZEROLEN	<b>ZEROLEN Bit</b> . This bit is valid for auto validation mode only. When this bit is set, DEVICE CONTROLLER can send a zero length packet to the host during Data stage to an IN token. This bit gets cleared once the zero length data packet is sent. So, the local CPU need not write again to clear this bit.			
[1]	STLALL	<b>STALL.</b> This bit is a read/write bit. When this stall bit is set, the control endpoint sends a stall handshake in response to any in or out token thereafter. This is typically used for response to invalid/unsupported requests. When this bit is being set the NAK clear bit has to be cleared at the same time since the NAK clear bit has highest priority than STALL. It is automatically cleared on receipt of a next setup-token. So, the local CPU need not write again to clear this bit. NOTE: ONLY when cpu write data[1:0] is 2'b10 or 2'b00, this bit can be updated.			
	St Stor	Publication Release Date: Jun. 18, 2010 240 Revision: A4			



Bits	Descriptions	
[0]	NAK_CLEAR	<b>NAK_CLEAR</b> . This is a read/write bit. This bit plays a crucial role in any control transfer. It bit is set to one by the DEVICE CONTROLLER, whenever a setup token is received. The local CPU can take its own time to finish off any house-keeping work based on the request and then clear this bit. Unless the bit is being cleared by the local CPU by writing zero, the DEVICE CONTROLLER will be responding with NAKs for the subsequent status phase. This mechanism holds the host from moving to the next request, until the local CPU is also ready to process the next request. NOTE: ONLY when CPU write data[1:0] is 2'b10 or 2'b00, this bit can be updated.





#### Control Endpoint Interrupt Enable (CEP\_IRQ\_ENABLE)

Register	Address R/W		Description	Default Value
CEP_IRQ_ENABLE	0xB000_6030	R/W	Control Endpoint Interrupt Enable	0x0000_0000

					52	N		
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
Reserved			EMPTY_IE	FULL_IE	STACOM_IE	ERR_IE	STALL_IE	
7	6	5	4	3	2	1	0	
NAK_IE	DATA_RxED_IE	DATA_TxED_IE	PING_IE	IN_TK_IE	OUT_TK_IE	SETUP_PK_IE	SETUP_TK_IE	

	Bits	Descriptions	
	[12]	EMPTY_IE	Buffer Empty Interrupt. This bit enables the buffer empty interrupt.
	[11]	FULL_IE	Buffer Full Interrupt. This bit enables the buffer full interrupt.
*	[10]	STACOM_IE	Status Completion Interrupt. This bit enables the Status Completion interrupt.
h	[9] ERR_IE		<b>USB Error Interrupt</b> . This bit enables the USB Error interrupt.
Z	[8]	STALL_IE	STALL Sent Interrupt. This bit enables the STALL sent interrupt
	[7]	NAK_IE	NAK Sent Interrupt. This bit enables the NAK sent interrupt.
	[6]	DATA_RxED_IE	Data Packet Received Interrupt. This bit enables the data received interrupt.
	[5]	DATA_TxED_IE	Data Packet Transmitted Interrupt. This bit enables the data packet transmitted interrupt.
	[4]	PING_IE	Ping Token Interrupt. This bit enables the ping token interrupt.



Bits	Descriptions	
[3]	IN_TK_IE	In Token Interrupt. This bit enables the in token interrupt
[2]	OUT_TK_IE	Out Token Interrupt. This bit enables the out token interrupt.
[1]	SETUP_PK_IE	Setup Packet Interrupt. This bit enables the setup packet interrupt.
[0]	SETUP_TK_IE	Setup Token Interrupt Enable. This bit enables the setup token interrupt.





#### Control-Endpoint Interrupt Status (CEP\_IRQ\_STAT)

Register Address		R/W	Description	Default Value
CEP_IRQ_STAT	0xB000_6034	R/W	Control-ep Interrupt Status	0x0000_1000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
	Reserved		EMPTY_IS	FULL_IS	STACOM_IS	ERR_IS	STALL_IS			
7	6	5	4	3	2	1	0			
NAK_IS	DATA_RxED_IS	DATA_TxED_IS	PING_IS	IN_TK_IS	OUT_TK_IS	SETUP_PK_IS	SETUP_TK_IS			

	Bits	Descriptions				
	[12]	EMPTY_IS	Buffer Empty Interrupt. (Read Only) This bit is set when the control-ednpt buffer is empty.			
	[11]	FULL_IS	<b>Buffer Full Interrupt</b> . (Write "1" Clear) This bit is set when the control-endpt buffer is full.			
*	[10]	STACOM_IS	<b>Status Completion Interrupt</b> . (Write "1" Clear) This bit is set when the status stage of a USB transaction has completed successfully.			
	[9]	ERR_IS	<b>USB Error Interrupt</b> . (Write "1" Clear) This bit is set when an error had occurred during the transaction.			
	[8]	STALL_IS	<b>STALL Sent Interrupt</b> . (Write "1" Clear) This bit is set when a stall-token is sent in response to an in/out token			
L.	[7]	NAK_IS	<b>NAK Sent Interrupt</b> . (Write "1" Clear) This bit is set when a nak-token is sent in response to an in/out token			
	[6]	DATA_RxED_IS	<b>Data Packet Received Interrupt</b> . (Write "1" Clear) This bit is set when a data packet is successfully received from the host for an out-token and an ack is sent to the host.			
	[5]	DATA_TxED_IS	<b>Data Packet Transmitted Interrupt</b> . (Write "1" Clear) This bit is set when a data packet is successfully transmitted to the host in response to an in-token and an ack-token is received for the same.			



Bits	Descriptions	
[4]	PING_IS	<b>Ping Token Interrupt</b> . (Write "1" Clear) This bit is set when the control-endpt receives a ping token from the host.
[3]	IN_TK_IS	<b>In Token Interrupt</b> . (Write "1" Clear) This bit is set when the control-endpt receives an in token from the host.
[2]	OUT_TK_IS	<b>Out Token Interrupt</b> . (Write "1" Clear) This bit is set when the control-endpoint receives an out token from the host.
[1]	SETUP_PK_IS	<b>Setup Packet Interrupt</b> . (Write "1" Clear) This bit is set when a setup packet has been received from the host. This bit must be cleared (by writing a 1) before the next setup packet can be received. If the bit is not cleared, then the successive setup packets will be overwritten in the setup packet buffer.
[0]	SETUP_TK_IS	Setup Token Interrupt. (Write "1" Clear) This bit indicates when a setup token is received. Writing a 1 clears this status bit




Register Address R/W Description Default Value						
Register	Audress	K7 VV	Description	Delault value		
IN_TRF_CNT	0xB000_6038	R/W	In-transfer data count	0x0000_0000		

# In-transfer data count (IN\_TRF\_CNT)

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
			IN_TR	RF_CNT		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	2.0		
						22	201-20		

Bits	Bits Descriptions								
[7:0]	IN_TRF_CNT	<b>In-transfer data count.</b> There is no mode selection for the control endpoint (but it operates like manual mode).The local-CPU has to fill the control-endpoint buffer with the data to be sent for an in-token and to write the count of bytes in this register. When zero is written into this field, a zero length packet is sent to the host. When the count written in the register is more than the MPS, the data sent will be of only MPS.							
		Publication Release Date: Jun. 18, 2 246 Revision:							





#### Out-transfer data count (OUT\_TRF\_CNT)

Register	Address	R/W	Description	Default Value
OUT_TRF_CNT	0xB000_603C	R	Out-transfer data count	0x0000_0000

31         30         29         28         27         26         25         24           Reserved           23         22         21         20         19         18         17         16	4										
23 22 21 20 19 18 17 16	Reserved										
	6										
Reserved											
15 14 13 12 11 10 9 8	}										
OUT_TRF_CNT											
7 6 5 4 3 2 1 0											
OUT_TRF_CNT	OUT_TRF_CNT										

		No. 10 March
Bits	Descriptions	
[15:0]	OUT_TRF_CNT	Out-Transfer Data Count. The DEVICE CONTROLLER maintains the count of the data received in case of an out transfer, during the control transfer.

#### Control- Endpoint data count (CEP\_CNT)

Reg	gister	Address		R/W	Descr	ription			Default Valu
CEF	P_CNT	0xB000_6	xB000_6040 F		Contro	ol-ep data co	0x0000_0000		
19.	S								
22	31	30	29		28	27	26	25	24
2	100		Reserved						
23	23	22	21		20	19	18	17	16
1			Reserved						
	15	14	13		12	11	10	9	8
	Ke	365	CEP_CNT						
	7	6	5		4	3	2	1	0
	-0	2:0			CEP	CNT			

	500						
Bits	Descriptions	5					
[15:0]	CEP_CNT	<b>Control-ep Data Count</b> . The DEVICE CONTROLLER maintains the count of the data of control-ep.					
	C						
		Publication Release Date: Jun. 18, 2010 247 Revision: A4					



#### Setup1 & Setup0 bytes (SETUP1\_0)

Register Address R/W		R/W	Description	Default Value	
SETUP1_0	0xB000_6044	R	Setup1 & Setup0 bytes	0x0000_0000	

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			SET	UP1		26	28			
7	6	5	4	3	2	1	0			
	SETUPO									

Bits	Descriptions		
		Setup Byte 1[15:8]. This register provides byte 1 of the last setup packet received. I a Standard Device Request, the following bRequest Co information is returned.	
		Code Descriptions	
		0x00 Get Status	
		0x01 Clear Feature	
		0x02 Reserved	
		0x03 Set Feature	
[15:8]	SETUP1	0x04 Reserved	
N 1		0x05 Set Address	
A		0x06 Get Descriptor	
905		0x07 Set Descriptor	
8 Y 0		0x08 Get Configuration	
100	1	0x09 Set Configuration	
NA.	1.32	0x0A Get Interface	
No.	1202	0x0B Set Interface	
9	AT A	0x0C Synch Frame	
0	$(0, \gamma)_{\alpha}$		

Stele Color



Bits	Descriptions						
	SETUPO	Setup Byte O[7:O]. This register provides byte 0 of the last setup packet receiv a Standard Device Request, the following bmReque information is returned. Bits Descriptions					
		[7]	Direction	0 = host to device; 1 = device to host			
[7:0]		[6:5]	Туре	0 = Standard, 1 = Class, 2 = Vendor, 3 = Reserved			
		[4:0]	Recipient	0 = Device, 1 = Interface, 2 = Endpoint, 3 = Other, 4-31 Reserved			





#### Setup3 & Setup2 bytes (SETUP3\_2)

Register Address R/W		R/W	Description	Default Value	
SETUP3_2	0xB000_6048	R	Setup3 & Setup2 bytes	0x0000_0000	

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
SETUP3										
7	6	5	4	3	2	1	0			
SETUP2										

Bits	Descriptions						
[15:8]	SETUP3	Setup Byte 3 [15:8]. This register provides byte 3 of the last setup packet received. For a Standard Device Request, the most significant byte of the wValue field is returned.					
[7:0]	SETUP2	<b>Setup Byte 2 [7:0]</b> . This register provides byte 2 of the last setup packet received. For a Standard Device Request, the least significant byte of the wValue field is returned.					

24

16

8

0



## 32-BIT ARM926EJ-S BASED MCU

# RegisterAddressR/WDescriptionDefault ValueSETUP5\_40xB000\_604CRSetup5 & Setup4 bytes0x0000\_0000

SETUP5_4			7_004C R SE			Secups & Secup4 Dyces			
						1	20.08	÷	
	31	30	29		28	27	26	25	
Reserved									
	23	22	21		20	19	18	17	
					Rese	erved	1	AL	2
	15	14	13		12	11	10	9	

# SETUP5

#### SETUP4

3

2

1

Bits	Descriptions	
[15:8]	SETUP5	Setup Byte 5[15:8]. This register provides byte 5 of the last setup packet received. For a Standard Device Request, the most significant byte of the wIndex field is returned.
[7:0]	SETUP4	<b>Setup Byte 4[7:0]</b> . This register provides byte 4 of the last setup packet received. For a Standard Device Request, the least significant byte of the wIndex is returned.

#### Setup5 & Setup4 bytes (SETUP5\_4)

6

5

7



#### Setup7 & Setup6 bytes (SETUP7\_6)

Register	Address	R/W	Description	Default Value
SETUP7_6	0xB000_6050	R	Setup7 & Setup6 bytes	0x0000_0000
			80 60	

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
SETUP7							
7	6	5	4	3	2	1	0
			SET	UP6		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0.0

Bits	Descriptions	
[15:8]	SETUP7	Setup Byte 7[15:8]. This register provides byte 7 of the last setup packet received. For a Standard Device Request, the most significant byte of the wLength field is returned.
[7:0]	SETUP6	<b>Setup Byte 6[7:0]</b> . This register provides byte 6 of the last setup packet received. For a Standard Device Request, the least significant byte of the wLength field is returned.



### Control Endpoint RAM Start Address Register (CEP\_START\_ADDR)

Register	Address	R/W	Description	Default Value
CEP_START_ADDR	0xB000_6054	R/W	Control EP RAM Start Address Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
		Reserved			CEP	_START_A	DDR			
7	6	5	4	3	2	1	0			
	CEP_START_ADDR									

Bits	Descriptions	
[10:0]	CEP_START_ADDR	This is the start-address of the RAM space allocated for the control-endpoint



### Control Endpoint RAM End Address Register (CEP\_END\_ADDR)

Register	Register Address		Description	Default Value
CEP_END_ADDR	0xB000_6058	R/W	Control EP RAM End Address Register	0x0000_0000
			105 001	

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
		Reserved			CEP_END_ADDR				
7	6	5	4	3	2	1	0		
CEP_END_ADDR									

Bits	Descriptions	
[10:0]	CEP_END_ADDR	This is the end-address of the RAM space allocated for the control-endpoint





### DMA Control Status Register (DMA\_CTRL\_STS)

Register	Address	R/W	Description	Default Value
DMA_CTRL_STS 0xB000_605C		R/W	DMA Control Status Register	0x0000_0000
			105 000	

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
RST_DMA	SCAT_GA_EN	DMA_EN	DMA_RD	DMA_ADDR				

Bits	Descriptions	
[7]	RST_DMA	Reset DMA state machine.
[6]	SCAT_GA_EN	Scatter gather function enable
[5]	DMA_EN	DMA Enable Bit
[4]	DMA_RD	<b>DMA Operation Bit.</b> If '1', the operation is a DMA read and if '0' the operation is a DMA write.
[3:0]	DMA_ADDR	DMA ep_addr Bits

When enable scatter gather DMA function, SCAT\_GA\_EN needs to be set high and DMA\_CNT set to 8 bytes. Then DMA will enable to fetch the descriptor which describes the real memory address and length. The descriptor will be a

8-byte format, like the following:

[31]	[30]	[29:0]				
MEM_ADDR[31:0]						
EOT						

**MEM\_ADDR**: It specifies the memory address (AHB address).

**EOT**: end of transfer. When this bit sets to high, it means this is the last descriptor.

**RD**: "1" means read from memory into buffer. "0" means read from buffer into memory.



2

1

0

						2 N N N N N N N N N N N N N N N N N N N			
R	egister	Address		R/W	Descriptio	n		Defaul	t Value
D	MA_CNT	0xB000_6060		R/W	DMA Count Register		0×0000	_0000	
	31	30	29		28	27	26	25	24
					Reser	ved	$(0^{\vee})$	5	
	23	22	21		20	19	18	17	16
Reserved						DMA	_CNT		
	15	14	13		12	11	10	9	8

#### DMA Count Register (DMA\_CNT)

6

7

5

I	Bits	Descriptions	
	[19:0]	DMA_CNT	The transfer count of the DMA operation to be performed is written to this register.

DMA\_CNT

DMA\_CNT

4

3



## 32-BIT ARM926EJ-S BASED MCU

### Endpoint A~F Data Register (EPA\_DATA\_BUF~ EPF\_DATA\_BUF)

Register	Address	R/W	Description	Default Value
EPA_DATA_BUF	0xB000_6064	R/W	Endpoint A Data Register	0x0000_0000
EPB_DATA_BUF	0xB000_608C	R/W	Endpoint B Data Register	0x0000_0000
EPC_DATA_BUF	0xB000_60B4	R/W	Endpoint C Data Register	0x0000_0000
EPD_DATA_BUF	0xB000_60DC	R/W	Endpoint D Data Register	0x0000_0000
EPE_DATA_BUF	0xB000_6104	R/W	Endpoint E Data Register	0x0000_0000
EPF_DATA_BUF	0xB000_612C	R/W	Endpoint F Data Register	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
			Rese	erved			<u> </u>			
15	14	13	12	11	10	9	8			
	EP_DATA_BUF									
7	6	5	4	3	2	1	0			
			EP_DA	TA_BUF						

	Bits	Descriptions	
老	[15:0]	EP_DATA_BUF	Endpoint A~F Data Register. Bits [15:8] of this register provide the high order byte and bits [7:0] of this register provide the lower order byte for the buffer transaction (read or write).
a file		×	

# 32-BIT ARM926EJ-S BASED MCU

### Endpoint A~F Interrupt Status Register (EPA\_IRQ\_STAT~ EPF\_IRQ\_STAT)

Register	Address	R/W	Description	Default Value
EPA_IRQ_STAT	0xB000_6068	R/W	Endpoint A Interrupt Status Register	0x0000_0002
EPB_IRQ_STAT	0xB000_6090	R/W	Endpoint B Interrupt Status Register	0x0000_0002
EPC_IRQ_STAT	0xB000_60B8	R/W	Endpoint C Interrupt Status Register	0x0000_0002
EPD_IRQ_STAT	0xB000_60E0	R/W	Endpoint D Interrupt Status Register	0x0000_0002
EPE_IRQ_STAT	0xB000_6104	R/W	Endpoint E Interrupt Status Register	0x0000_0002
EPF_IRQ_STAT	0xB000_6130	R/W	Endpoint F Interrupt Status Register	0x0000_0002
			4	er a

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved					
15	14	13	12	11	10	9	8		
	Reserve	b	O_SHORT_PKT_IS	ERR_IS	NYET_IS	STALL_IS	NAK_IS		
7	6	5	4	3	2	1	0		
PING_IS	IN_TK_IS	OUT_TK_IS	DATA_RxED_IS	DATA_TxED_IS	SHORT_PKT_IS	EMPTY_IS	FULL_IS		

Bits	Descriptions	
[12]	O_SHORT_PKT_IS	Bulk Out Short Packet Received (Writing a `1' clears this bit.) Received bulk out short packet (including zero length packet )
[11] ERR_IS		<b>ERR Sent</b> . (Writing a '1' clears this bit.) This bit is set when there occurs any error in the transaction.
[10]	NYET_IS	<b>NYET Sent</b> . (Writing a '1' clears this bit.) This bit is set when the space available in the RAM is not sufficient to accommodate the next on coming data packet.
[9]	STALL_IS	<b>USB STALL Sent</b> . (Writing a '1' clears this bit.) The last USB packet could not be accepted or provided because the endpoint was stalled, and was acknowledged with a STALL.
[8]	NAK_IS	<b>USB NAK Sent</b> . (Writing a '1' clears this bit.) The last USB IN packet could not be provided, and was acknowledged with a NAK.
[7]	PING_IS	<b>PING Token Interrupt</b> . (Writing a '1' clears this bit.) This bit is set when a Data IN token has been received from the host.

Bits	Descriptions	
[6]	IN_TK_IS	<b>Data IN Token Interrupt</b> . (Writing a `1' clears this bit.) This bit is set when a Data IN token has been received from the host.
[5]	OUT_TK_IS	<b>Data OUT Token Interrupt.</b> (Writing a '1' clears this bit.) This bit is set when a Data OUT token has been received from th host. This bit also set by PING tokens (in high-speed only).
[4]	DATA_RxED_IS	<b>Data Packet Received Interrupt</b> . (Writing a '1' clears this bit.) This bit is set when a data packet is received from the host by the endpoint.
[3]	DATA_TxED_IS	<b>Data Packet Transmitted Interrupt</b> . (Writing a '1' clears this bit.) This bit is set when a data packet is transmitted from the endpoint the host.
[2]	SHORT_PKT_IS	<b>Short Packet Transferred Interrupt</b> . (Writing a `1' clears this bit.) This bit is set when the length of the last packet was less than the Maximum Packet Size (EP_MPS).
[1]	EMPTY_IS	<b>Buffer Empty</b> . (READ ONLY) For an IN endpoint, a buffer is available to the local side for writing u to FIFO full of bytes. This bit is set when the endpoint buffer is empt For an OUT endpoint, the currently selected buffer has a count of 0, no buffer is available on the local side (nothing to read).
	FULL_IS	<b>Buffer Full.</b> (READ ONLY) This bit is set when the endpoint packet buffer is full. For an I endpoint, the currently selected buffer is full, or no buffer is availab to the local side for writing (no space to write). For an OUT endpoin

# 32-BIT ARM926EJ-S BASED MCU

### Endpoint A~F Interrupt Enable Register (EPA\_IRQ\_ENB~ EPF\_IRQ\_ENB)

Register	Address	R/W	Description	Default Value
EPA_IRQ_ENB	0xB000_606C	R/W	Endpoint A Interrupt Enable Register	0x0000_0000
EPB_IRQ_ENB	0xB000_6094	R/W	Endpoint B Interrupt Enable Register	0x0000_0000
EPC_IRQ_ENB	0xB000_60BC	R/W	Endpoint C Interrupt Enable Register	0x0000_0000
EPD_IRQ_ENB	0xB000_60E4	R/W	Endpoint D Interrupt Enable Register	0x0000_0000
EPE_IRQ_ENB	0xB000_610C	R/W	Endpoint E Interrupt Enable Register	0x0000_0000
EPF_IRQ_ENB	0xB000_6134	R/W	Endpoint F Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			R	eserved				
15	14	13	12	11	10	9	8	
	Reserved 0_s			ERR_IE	NYET_IE	STALL_IE	NAK_IE	
7	6	5	4	3	2	1	0	
PING_IE	IN_TK_IE	OUT_TK_IE	DATA_RxED_IE	DATA_TxED_IE	SHORT_PKT_IE	EMPTY_IE	FULL_IE	

Bits	Descriptions	
[12]	O_SHORT_PKT_IE	Bulk Out Short Packet Interrupt Enable When set, this bit enables a local interrupt to be set whenever bulk- out short packet occurs on the bus for this endpoint.
[11]	ERR_IE	<b>ERR interrupt Enable</b> . When set, this bit enables a local interrupt to be set whenever ERR condition occurs on the bus for this endpoint.
[10]	NYET_IE	<b>NYET Interrupt Enable.</b> When set, this bit enables a local interrupt to be set whenever NYET condition occurs on the bus for this endpoint.
[9]	STALL_IE	<b>USB STALL Sent Interrupt Enable</b> . When set, this bit enables a local interrupt to be set when a stall token is sent to the host.
[8]	NAK_IE	<b>USB NAK Sent Interrupt Enable</b> . When set, this bit enables a local interrupt to be set when a nak token is sent to the host.



Bits	Descriptions	
[7]	PING_IE	<b>PING Token Interrupt Enable</b> . When set, this bit enables a local interrupt to be set when a ping token has been received from the host.
[6]	IN_TK_IE	Data IN Token Interrupt Enable. When set, this bit enables a local interrupt to be set when a Data IN token has been received from the host.
[5]	OUT_TK_IE	Data OUT Token Interrupt Enable. When set, this bit enables a local interrupt to be set when a Data OUT token has been received from the host.
[4]	DATA_RxED_IE	Data Packet Received Interrupt Enable. When set, this bit enables a local interrupt to be set when a data packet has been transmitted to the host.
[3]	DATA_TxED_IE	Data Packet Transmitted Interrupt Enable. When set, this bit enables a local interrupt to be set when a data packet has been received from the host.
[2]	SHORT_PKT_IE	Short Packet Transferred Interrupt Enable. When set, this bit enables a local interrupt to be set when a short data packet has been transferred to/from the host.
[1]	EMPTY_IE	Buffer Empty Interrupt. When set, this bit enables a local interrupt to be set when a buffer empty condition is detected on the bus.
[0]	FULL_IE	<b>Buffer Full Interrupt</b> . When set, this bit enables a local interrupt to be set when a buffer full condition is detected on the bus.

# 32-BIT ARM926EJ-S BASED MCU

### Endpoint A~F Data Available count register (EPA\_DATA\_CNT~ EPF\_DATA\_CNT)

Register	Address	R/W	Description	Default Value
EPA_DATA_CNT	0xB000_6070	R	Endpoint A Data Available count register	0x0000_0000
EPB_DATA_CNT	0xB000_6098	R	Endpoint B Data Available count register	0x0000_0000
EPC_DATA_CNT	0xB000_60C0	R	Endpoint C Data Available count register	0x0000_0000
EPD_DATA_CNT	0xB000_60E8	R	Endpoint D Data Available count register	0x0000_0000
EPE_DATA_CNT	0xB000_6110	R	Endpoint E Data Available count register	0x0000_0000
EPF_DATA_CNT	0xB000_6138	R	Endpoint F Data Available count register	0x0000_0000
			()	a On

31	30	29	28	27	26	25	24			
Reserved		DMA_LOOP								
23	22	21	20	19	18	17	16			
	DMA_LOOP									
15	14	13	12	11	10	9	8			
			DATA	_CNT						
7	6	5	4	3	2	1	0			
	DATA_CNT									

	Bits	Descriptions	
	[30:16]	DMA_LOOP	This register is the remaining DMA loop to complete. Each loop means 32-byte transfer.
S	[15:0]	DATA_CNT	For an OUT / IN endpoint, this register returns the number of valid bytes in the endpoint packet buffer.



### Endpoint A~F Response Set/Clear Register (EPA\_RSP\_SC~ EPF\_RSP\_SC)

Register	Address	R/W	Description	Default Value
EPA_RSP_SC	0xB000_6074	R/W	Endpoint A Response Set/Clear Register	0x0000_0000
EPB_RSP_SC	0xB000_609C	R/W	Endpoint B Response Set/Clear Register	0x0000_0000
EPC_RSP_SC	0xB000_60C4	R/W	Endpoint C Response Set/Clear Register	0x0000_0000
EPD_RSP_SC	0xB000_60EC	R/W	Endpoint D Response Set/Clear Register	0x0000_0000
EPE_RSP_SC	0xB000_6114	R/W	Endpoint E Response Set/Clear Register	0x0000_0000
EPF_RSP_SC	0xB000_613C	R/W	Endpoint F Response Set/Clear Register	0x0000_0000

						10	6
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
			Resei	rved			10 A
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
DIS_BUF	PK_END	ZEROLEN	HALT	TOGGLE	МО	DE	BUF_FLUSH

Bits	Descriptions				
[7] DIS_BUF		<b>Disable Buffer</b> This bit is used to disable buffer (set buffer size to 1) when received a bulk-out short packet.			
[6]	PK_END	<b>Packet End.</b> This bit is applicable only in case of Auto-Validate Method. This lis set to validate any remaining data in the buffer which is not equal to the MPS of the endpoint, and happens to be the last transfer.			
[5]	ZEROLEN	<b>Zerolen In.</b> This bit is used to send a zero-length packet n response to an in- token. When this bit is set, a zero packet is sent to the host on reception of an in-token.			
[4]	HALT	<b>Endpoint Halt</b> . This bit is used to send a stall handshake as response to the token from the host. When an Endpoint Set Feature (ep_halt) is detected by the local CPU, it must write a '1' to this bit.			



Bits	Descriptions				
[3]	TOGGLE	<b>Endpoint Toggle.</b> This bit is used to clear the endpoint data toggle bit. Reading this bit returns the current state of the endpoint data toggle bit. The local CPU may use this bit, to initialize the end-point's toggle incase of reception of a Set Interface request or a Clear Feature (ep_halt) request from the host. Only when toggle bit is "1", this bit can be written into the inversed write data bit[3].			
[2:1]	MODE	MODE[2:1] 2'b00 2'b01 2'b10 2'b11 These bits are not vormode will be activated	the mode of operation of the in-endpoint Mode Description Auto-Validate Mode Manual-Validate Mode Fly Mode Reserved. alid for an out-endpoint. The auto va when the reserved mode is selected. lained detailed in later sections)		
[0]	BUF_FLUSH	<b>Buffer Flush</b> . Writing a 1 to this bit causes the packet buffer to be flushed and the corresponding EP_AVAIL register to be cleared. This bit is self-clearing. This bit should always be written after a configuration event.			



### Endpoint A~F Maximum Packet Size Register (EPA\_MPS~ EPF\_MPS)

Register	Register Address R/W		Description	Default Value
EPA_MPS	0xB000_6078	R/W	Endpoint A Maximum Packet Size Register	0x0000_0000
EPB_MPS	0xB000_60A0	R/W	Endpoint B Maximum Packet Size Register	0x0000_0000
EPC_MPS	0xB000_60C8	R/W	Endpoint C Maximum Packet Size Register	0x0000_0000
EPD_MPS	0xB000_60F0	R/W	Endpoint D Maximum Packet Size Register	0x0000_0000
EPE_MPS	0xB000_6118	R/W	Endpoint E Maximum Packet Size Register	0x0000_0000
EPF_MPS	0xB000_6140	R/W	Endpoint F Maximum Packet Size Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
			Resei	rved			
15	14	13	12	11	10	9	8
		Reserved				EP_MPS	
7	6	5	4	3	2	1	0
EP_MPS							

Bits	Descriptions	Descriptions				
[10:0]	EP_MPS	Endpoint Maximum Packet Size. This field determines the Endpoint Maximum Packet Size.				

Publication Release Date: Jun. 18, 2010 Revision: A4

# 32-BIT ARM926EJ-S BASED MCU

### Endpoint A~F Transfer Count Register (EPA\_TRF\_CNT~ EPF\_TRF\_CNT)

Register	Address	R/W	Description	Default Value
EPA_TRF_CNT	0xB000_607C	R/W	Endpoint A Transfer Count Register	0x0000_0000
EPB_TRF_CNT	0xB000_60A4	R/W	Endpoint B Transfer Count Register	0x0000_0000
EPC_TRF_CNT	0xB000_60CC	R/W	Endpoint C Transfer Count Register	0x0000_0000
EPD_TRF_CNT	0xB000_60F4	R/W	Endpoint D Transfer Count Register	0x0000_0000
EPE_TRF_CNT	0xB000_611C	R/W	Endpoint E Transfer Count Register	0x0000_0000
EPF_TRF_CNT	0xB000_6144	R/W	Endpoint F Transfer Count Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved			2		
15	14	13	12	11	10	9	8		
					E	P_TRF_CN	Т		
7	6	5	4	3	2	1	0		
	EP_TRF_CNT								

Bits	5	Descriptions	
[10:	:0]	EP_TRF_CNT	For IN endpoints, this field determines the total number of bytes to be sent to the host in case of manual validation method. For OUT endpoints, this field has no effect

Publication Release Date: Jun. 18, 2010 Revision: A4



#### Endpoint A~F Configuration Register (EPA\_CFG~ EPF\_CFG)

Register	Address	R/W Description		Default Value
EPA_CFG	0xB000_6080	R/W	Endpoint A Configuration Register	0x0000_0012
EPB_CFG	0xB000_60A8	R/W	Endpoint B Configuration Register	0x0000_0022
EPC_CFG	0xB000_60D0	R/W	Endpoint C Configuration Register	0x0000_0032
EPD_CFG	0xB000_60F8	R/W	Endpoint D Configuration Register	0x0000_0042
EPE_CFG	0xB000_6120	R/W	Endpoint E Configuration Register	0x0000_0052
EPF_CFG	0xB000_6148	R/W	Endpoint F Configuration Register	0x0000_0062

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
		Rese	erved			EP_N	ЛULT	
7	6	5	4	3	2	1	0	
	EP_NUM				EP_	ΤΥΡΕ	EP_VALID	
							-	

	Bits	Description	าร		
35			MULT Field. This field inc single micro f	licates number of transactions to rame.	be carried out in one
1.5	[0.0]		[9:8]	Description	
5.1	[9:8]	EP_MULT	0x00	One transaction	
2	1005		0x01	Reserved	
17	18.0		0x10	Reserved	
5	わって	1	0x11	Invalid	
	[7:4]	EP_NUM	Endpoint Nu This field sele	Imber. ects the number of the endpoint. Val	d numbers 1 to 15.
	[3]	EP_DIR	IN to Device	rection. - OUT EP (Host OUT to Device) EP_ ) Note that a maximum of one OL ach endpoint number.	



Bits	Description	Descriptions					
		Endpoint Ty This field se Control type.	lects the type of this endpoint. Endpoint 0 is forced to a				
[2.1]		[2:1]	Description				
[2:1]	EP_TYPE	0x00	Reserved				
		0x01	Bulk				
		0x10	Interrupt				
		0x11	Isochronous				
[0]	EP_VALID	When set, t	Endpoint Valid. When set, this bit enables this endpoint. This bit has no effect on Endpoint 0, which is always enabled.				





### Endpoint A~F RAM Start Address Register (EPA\_START\_ADDR~ EPF\_START\_ADDR)

Register	Address	R/W	Description	Default Value
EPA_START_ADDR	0xB000_6084	R/W	Endpoint A RAM Start Address Register	0x0000_0000
EPB_START_ADDR	0xB000_60AC	R/W	Endpoint B RAM Start Address Register	0x0000_0000
EPC_START_ADDR	0xB000_60D4	R/W	Endpoint C RAM Start Address Register	0x0000_0000
EPD_START_ADDR	0xB000_60FC	R/W	Endpoint D RAM Start Address Register	0x0000_0000
EPE_START_ADDR	0xB000_6124	R/W	Endpoint E RAM Start Address Register	0x0000_0000
EPF_START_ADDR	0xB000_614C	R/W	Endpoint F RAM Start Address Register	0x0000_0000
			(3)	a w

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
					EP_	_START_AD	DR		
7	6	5	4	3	2	1	0		
	EP_START_ADDR								

	Bits	Descriptions			
No.	[10:0]	EP_START_ADDR	This is the endpoint A		of the RAM space allocated for the
				260	Publication Release Date: Jun. 18, 2
				269	Revision

# 32-BIT ARM926EJ-S BASED MCU

### Endpoint A~F RAM End Address Register (EPA\_END\_ADDR~ EPF\_END\_ADDR)

Register	Address	R/W	Description	Default Value
EPA_END_ADDR	0xB000_6088	R/W	Endpoint A RAM End Address Register	0x0000_0000
EPB_END_ADDR	0xB000_60B0	R/W	Endpoint B RAM End Address Register	0x0000_0000
EPC_END_ADDR	0xB000_60D8	R/W	Endpoint C RAM End Address Register	0x0000_0000
EPD_END_ADDR	0xB000_6100	R/W	Endpoint D RAM End Address Register	0x0000_0000
EPE_END_ADDR	0xB000_6128	R/W	Endpoint E RAM End Address Register	0x0000_0000
EPF_END_ADDR	0xB000_6150	R/W	Endpoint F RAM End Address Register	0x0000_0000
				en al

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	21 20 19 18 17 <sup>·</sup>						
	Reserved								
15	14	13	13 12 11 10 9				8		
					EF	P_END_ADD	DR		
7	6	5	4	3	2	1	0		
	EP_END_ADDR								

	Bits	Descriptions	
6	[10:0]	EP_END_ADDR	This is the end-address of the RAM space allocated for the endpoint $A \sim F$ .



Register	Addres	s	R/W	Description		Default	t Value
USB_DMA_ADDR	0xB000_6700		R/W	USB DMA address regi	ster	0x0000_0000	
31	30	29		28 27	26	25	24
				USB_DMA_ADDR	2009	A.	
23	22	21		20 19	18	17	16
				USB_DMA_ADDR	62	- Ca	
15	14	13		12 11	10	9	8
				USB_DMA_ADDR	~	02 1	0.
7	6	5		4 3	2	1	0
				USB_DMA_ADDR		(9.9) .	SA.

#### USB Address Register (USB\_DMA\_ADDR)

Bits	Descriptions	
[31:0]	USB_DMA_ADDR	It specifies the address from which the DMA has to read / write. The address must WORD (32-bit) aligned.





### USB PHY Control (USB\_PHY\_CTL)

Register	ster Address R/W Description					I	Default Value	
JSB_PHY_CTL 0xB000_6704			R/W	USB PHY contr	USB PHY control register 0x0			
					1	5000	X	
31	30	C	29	28	27	26	25	24
					Reserved	972	10	
23	22	2	21	20	19	18	17	16
					Reserved		Sh Co.	
15	14	4	13	12	11	10	9	8
			Rese	erved			Phy_suspe	nd Reserved
7 6 5		4	3	2	1	0		
					Reserved			

Bits	Descriptions		
[9]	Phy_suspend	Set this bit low will cause USB PHY suspended.	" SP



# 32-BIT ARM926EJ-S BASED MCU

# 7.9 DMA Controller (DMAC)

The DMA Controller provides a DMA (Direct Memory Access) function for ATAPI and FMI to exchange data between system memory (ex. SDRAM) and shared buffer (one 2048 bytes). Arbitration of DMA request between ATAPI and FMI is done by DMAC's bus master (Priority: ATAPI > FMI). Software just simply fills in the starting address and enables DMAC, and then you can let DMAC to handle the data transfer automatically.

There is one 2048 bytes shared buffer inside DMAC, separate into four 512 bytes ping-pong FIFO. It can provide multi-block transfers using ping-pong mechanism for ATAPI and FMI. Software can access these shared buffers directly when ATAPI and FMI are not in busy.

#### Features:

- Support single DMA channel
- Support hardware Scatter-Getter function
- One 2048 bytes shared buffer is embedded
- Automatic arbitration of DMA request for ATAPI and FMI

## 7.9.1 DMA Controller Registers Map

Register	Offset	R/W	Description	Reset Value						
Shared Buffer										
FB_0	0XB000_C000									
 FB_511	0xB000_C7FC	R/W	Shared Buffer (FIFO)	N/A						
DMAC Register										
DMACCSR	0xB000_C800	R/W	DMAC Control and Status Register	0x0000_0000						
DMACSAR1	0xB000_C804	R/W	DMAC Transfer Starting Address Register 1	0x0000_0000						
DMACSAR2	0xB000_C808	R/W	DMAC Transfer Starting Address Register 2	0x0000_0000						
DMACBCR	0xB000_C80C	R	DMAC Transfer Byte Count Register	0x0000_0000						
DMACIER	0xB000_C810	R/W	DMAC Interrupt Enable Register	0x0000_0001						
DMACISR	0xB000_C814	R/W	DMAC Interrupt Status Register	0x0000_0000						

**R**: read only, **W**: write only, **R/W**: both read and write



#### **DMAC Registers** 7.9.2

### DMAC Control and Status Register (DMACCSR)

Register	Offset	R/W	Description				Reset Value		
DMACCSR	0xB000_C800	R/W	DMAC Co	DMAC Control and Status Register					
	A								
31	30	29	28	27	26	25	24		
			R	eserved	5	b Ss.			
23	22	21	20	19	18	17	16		
			R	eserved		200			
15	14	13	12	11	10	9	8		
		Rese	erved			FMI_BUSY	ATA_BUSY		
7	6	5	4	3	2	1	0		
	Reserved SG_EN2 SG_EN1 SW_R								

Bits	Descriptions	
[9]	FMI_BUSY	<ul> <li>FMI DMA Transfer is in progress</li> <li>This bit indicates if FMI is granted and doing DMA transfer or not.</li> <li>0 = FMI DMA transfer is not in progress.</li> <li>1 = FMI DMA transfer is in progress.</li> </ul>
[8]	ATA_BUSY	<ul> <li>ATAPI DMA Transfer is in progress</li> <li>This bit indicates if ATAPI is granted and doing DMA transfer or not.</li> <li>0 = ATAPI DMA transfer is not in progress.</li> <li>1 = ATAPI DMA transfer is in progress.</li> </ul>
[3]	SG_EN2	<ul> <li>Enable Scatter-Getter Function for FMI</li> <li>Enable DMA scatter-getter function or not.</li> <li>0 = Normal operation. DMAC will treat the starting address in DMACSAR2 as starting pointer of a single block memory.</li> <li>1 = Enable scatter-getter operation. DMAC will treat the starting address in DMACSAR2 as a starting address of Physical Address Descriptor (PAD) table. The format of these PADs will be described later.</li> </ul>
		Publication Release Date: Jun. 18, 2010 274 Revision: A4

		Enable Scatter-Getter Function for ATAPI				
		Enable DMA scatter-getter function or not.				
[2]	SG_EN1	<ul> <li>0 = Normal operation. DMAC will treat the starting address in DMACSAR1 as starting pointer of a single block memory.</li> </ul>				
		• 1 = Enable scatter-getter operation. DMAC will treat the starting address in <b>DMACSAR1</b> as a starting address of Physical Address Descriptor (PAD) table. The format of these PADs will be described later.				
		Software Engine Reset				
	SW_RST	0 = Writing 0 to this bit has no effect.				
[1]		<ul> <li>1 = Writing 1 to this bit will reset the internal state machine and pointers. The contents of control register will not be cleared. This bit will auto clear after few clock cycles.</li> </ul>				
		DMAC Engine Enable				
[0]	DMACEN	Setting this bit to 1 enables DMAC's operation. If this bit is cleared, DMAC will ignore all DMA request from ATAPI or FMI and force Bus Master into IDLE state.				
[0]	DIVIACEN	0 = Disable DMAC.				
		1 = Enable DMAC.				
		NOTE: If target abort is occurred, DMACEN will be cleared.				





#### DMAC Transfer Starting Address Register 1 (DMACSAR1)

	Register	Offset	R/W	Descriptio	on		Reset Value	
0	DMACSAR1	0xB000_C8	04 R/W	DMAC Tran	DMAC Transfer Starting Address Register 1			0x0000_0000
_								
	31	30	29	28	27	26	25	24

31	30	29	28	21	26	25	24
			DMAC	SA[31:24]	672 1	1	
23	22	21	20	19	18	17	16
			DMAC	SA[23:16]	Sil	n (Co	
15	14	13	12	11	10	9	8
			DMAC	SA[15:8]		201 -20	S
7	6	5	4	3	2	1	0
			DMA	CSA[7:0]		"Oh	1

Bits	Descriptions	
		DMA Transfer Starting Address for ATAPI
[31:0]	DMACSA	This field indicates a 32-bit starting address of system memory (SRAM/SDRAM) for DMAC to retrieve or fill in data (for ATAPI engine).
		If DMAC is not in normal mode, this field will be interpreted as a starting address of Physical Address Descriptor (PAD) table.

**NOTE:** Starting address should be word alignment, for example, 0x0000\_0000, 0x0000\_0004...

The format of PAD table must like below. Note that the total sector count of all PADs must be equal to or greater than the sector count filled in ATAPI engine. EOT should be set to 1 in the last descriptor.

byte 3 byte 2	byte 1 byte 0		LOW
b Reserved	Sector Count	Memory Region	
Physical Base Address: 32- Sector Count: 1 sector = 51 sectors (bit 15~0) EOT: End of PAD Table (bi	12 bytes, 0 means 65536		HIGH
	276	Publication Re	lease Date:



#### DMAC Transfer Starting Address Register 2 (DMACSAR2)

Regi	ster	Offset		R/W	Descriptio	Description				Reset Value		
DMAC	DMACSAR2 0xB000_C808			R/W	DMAC Transfer Starting Address Register 2			gister 2	0x0000_0000			
						X	So ac					
3	31 30 29				28 27 26 25			25	24			
	DMACSA[31:24]											

23	22	21	20	19	18	17	16				
DMACSA[23:16]											
15	14	13	12	11	10	9	8				
			DMAC	SA[15:8]		an to	S				
7	6	5	4	3	2	1	0				
DMACSA[7:0]											
						- 7 A V I.	Contra St.				

Bits	Descriptions	
		DMA Transfer Starting Address for FMI
[31:0]	1:0] DMACSA	This field indicates a 32-bit starting address of system memory (SRAM/SDRAM) for DMAC to retrieve or fill in data (for FMI engine).
		If DMAC is not in normal mode, this field will be interpreted as a starting address of Physical Address Descriptor (PAD) table.

**NOTE:** Starting address should be word alignment, for example, 0x0000\_0000, 0x0000\_0004...

The format of PAD table must like below. Note that the total sector count of all PADs must be equal to or greater than the sector count filled in FMI engine. EOT should be set to 1 in the last descriptor.

byte 3 byte 2	byte 1 byte 0	
Physical Base Addre	ess (Word Aligned)	LOW
b Reserved	Sector Count	Memory Region
Physical Base Address: 32-b Sector Count: 1 sector = 512 sectors (bit 15~0) EOT: End of PAD Table (bit 3	bytes, 0 means 65536	HIGH
	277	Publication Release Date



#### DMAC Transfer Byte Count Register (DMACBCR)

Register	Offset	R/W	Description			R	Reset Value							
DMACBCR	0xB000_C80	0xB000_C80C R		fer Byte Cour	nt Register	0	0x0000_0000							
31	30	29	28	27	26	25	24							
		Res	served		Col L	BCNT	[25:24]							
23	22	21	20	19	18	17	16							
			BCNT[	[23:16]	Silo	SCA.								
15	14	13	12	11	10	9	8							
			BCNT	[15:8]	1.1	25 6	S							
7	6	5	4	3	2	1	0							
			BCN	[7:0]		10h	BCNT[7:0]							

Bits	Descriptions	
		DMA Transfer Byte Count (Read Only)
[25:0]	BCNT	This field indicates the remained byte count of DMAC transfer. The value of this field is valid only when ATAPI or FMI is busy; otherwise, it is zero.





#### DMAC Interrupt Enable Register (DMACIER)

			1		12110			
Register	Offse	Offset		Descriptio	escription			Reset Value
DMACIER	0xB000_0	C810	R/W	DMAC Inte	errupt Enable	Register	(	0x0000_0001
A Contraction of the second seco								
31	30		29	28	27	26	25	24
Reserved								
23	22	1	21	20	19	18	17	16
				Res	served	Y's	la Ca	
15	14		13	12	11	10	9	8
				Res	served		why to	
7	6		5	4	3	2	1	0
			Reser	ved			WEOT_IE	TABORT_IE
							- CA 7 A	and the second se

Bits	Descriptions	
		Wrong EOT Encountered Interrupt Enable
[1]	WEOT_IE	• 0 = Disable interrupt generation when wrong EOT is encountered.
		• $1 =$ Enable interrupt generation when wrong EOT is encountered.
		DMA Read/Write Target Abort Interrupt Enable
[0]	TABORT_IE	0 = Disable target abort interrupt generation during DMA transfer.
		1 = Enable target abort interrupt generation during DMA transfer.





#### DMAC Interrupt Status Register (DMACISR)

Register	Offse	Offset		Description				Reset Value	
DMACISR	0xB000_0	C814	R/W	DMAC Inte	rrupt Status	Register	0	x0000_0000	
31	30		29	28	27	26	25	24	
				Res	served	672			
23	22		21	20	19	18	17	16	
				Res	served	S	la Ca		
15	14		13	12	11	10	9	8	
				Res	served		an to	S.	
7	6		5	4	3	2	1	0	
			Reserved WEOT_IF TABORT_I						

Bits	Descriptions				
		Wrong EOT Encountered Interrupt Flag			
<b>F1</b> 3		When DMA Scatter-Getter function is enabled, and EOT of the descriptor is encountered before DMA transfer finished (that means the total sector coun of all PAD is less than the sector count of ATAPI or FMI), this bit will be set.			
[1]	WEOT_IF	0 = No EOT encountered before DMA transfer finished.			
		1 = EOT encountered before DMA transfer finished.			
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.			
		DMA Read/Write Target Abort Interrupt Flag			
[0]		0 = No bus ERROR response received.			
[0]	TABORT_IF	1 = Bus ERROR response received.			
h		<b>NOTE</b> : This bit is read only, but can be cleared by writing `1' to it.			

**NOTE:** When DMAC's bus master received ERROR response, it means that target abort is happened. DMAC will stop transfer and respond this event to software, ATAPI and FMI; then go to IDLE state. When target abort occurred or WEOT\_IF is set, suggest software reset DMAC and IP, and then transfer those data again.

Publication Release Date: Jun. 18, 2010 Revision: A4

# 32-BIT ARM926EJ-S BASED MCU

# 7.10 Flash Memory Interface Controller (FMI)

The Flash Memory Interface (FMI) supports Secure Digital (SD, SDIO & MMC), Memory Stick (Memory stick PRO) and NAND-type flash. FMI is cooperated with DMAC to provide a fast data transfer between system memory and cards. There is one single 2048-byte buffer embedded in DMAC for temporary data storage. Due to DMAC only has single channel, that means only one interface can be active at the same time.

#### Feature:

- Interface with DMAC for register read/write and data transfer
- 4 interfaces are provided: Secure Digital(2.0)/MMC(4.2), Memory Stick/Memory Stick PRO and NAND-type flash
- Using single 2048-byte shared buffer for data exchange between system memory and cards

## 7.10.1 FMI Controller Registers Map

Register	Address	R/W	Description	Reset Value
FMI Global Re	gisters (FMI_BA	= 0xB0	00_D000)	
FMICSR	0xB000_D000	R/W	Global Control and Status Register	0x0000_0000
FMIIER	0xB000_D004	R/W	Global Interrupt Control Register	0x0000_0001
FMIISR	0xB000_D008	R/W	Global Interrupt Status Register	0x0000_0000
Secure Digital	Registers			
SDCSR	0xB000_D020	R/W	SD Control and Status Register	0x0101_0000
SDARG	0xB000_D024	R/W	SD Command Argument Register	0x0000_0000
SDIER	0xB000_D028	R/W	SD Interrupt Control Register	0x0000_0000
SDISR	0xB000_D02C	R/W	SD Interrupt Status Register	0x000X_008C
SDRSP0	0xB000_D030	R	SD Receiving Response Token Register 0	0x0000_0000
SDRSP1	0xB000_D034	R	SD Receiving Response Token Register 1	0x0000_0000
SDBLEN	0xB000_D038	R/W	SD Block Length Register	0x0000_01FF
Memory Stick	Registers			
MSCSR	0xB000_D060	R/W	Memory Stick Control and Status Register	0x0000_0008
MSIER	0xB000_D064	R/W	Memory Stick Interrupt Control Register	0x0000_0000
MSISR	0xB000_D068	R/W	Memory Stick Interrupt Status Register	0x0000_0000
MSBUF1	0xB000_D06C	R/W	Memory Stick Register Buffer 1	0x0000_0000
MSBUF2	0xB000_D070	R/W	Memory Stick Register Buffer 2	0x0000_0000

R: read only, W: write only, R/W: both read and write

Register	Address	R/W	Description	Reset Value
NAND-type Fl	ash Registers		Mr. Com	
SMCSR	0xB000_D0A0	R/W	NAND Flash Control and Status Register	0x0600_0080
SMTCR	0xB000_D0A4	R/W	NAND Flash Timing Control Register	0x0001_0105
SMIER	0xB000_D0A8	R/W	NAND Flash Interrupt Control Register	0x0000_0000
SMISR	0xB000_D0AC	R/W	NAND Flash Interrupt Status Register	0x000X_0000
SMCMD	0xB000_D0B0	W	NAND Flash Command Port Register	N/A
SMADDR	0xB000_D0B4	W	NAND Flash Address Port Register	N/A
SMDATA	0xB000_D0B8	R/W	NAND Flash Data Port Register	N/A
SMECC0	0xB000_D0BC	R	NAND Flash Error Correction Code 0 Register	0x0000_0000
SMECC1	0xB000_D0C0	R	NAND Flash Error Correction Code 1 Register	0x0000_0000
SMECC2	0xB000_D0C4	R	NAND Flash Error Correction Code 2 Register	0x0000_0000
SMECC3	0xB000_D0C8	R	NAND Flash a Error Correction Code 3 Register	0x0000_0000
SMRA_0	0xB000_D0CC	R/W	NAND Flash Redundant Area Register	0xFFFF_FFFF
SMRA_15 SMECCAD0	0xB000_D108 0xB000_D10C	R	NAND Flash ECC Correction Address 0	0x0000_0000
SMECCAD1	0xB000_D110	R	NAND Flash ECC Correction Address 1	0x0000_0000
ECC4ST	0xB000_D114	R	ECC4 Correction Status	0x0000_0000
ECC4F1A1	0xB000_D118	R	ECC4 Field 1 Error Address 1	0x0000_0000
ECC4F1A2	0xB000_D11C	R	ECC4 Field 1 Error Address 2	0x0000_0000
ECC4F1D	0xB000_D120	R	ECC4 Field 1 Error Data	0x0000_0000
ECC4F2A1	0xB000_D124	R	ECC4 Field 2 Error Address 1	0x0000_0000
ECC4F2A2	0xB000_D128	R	ECC4 Field 2 Error Address 2	0x0000_0000
ECC4F2D	0xB000_D12C	R	ECC4 Field 2 Error Data	0x0000_0000
ECC4F3A1	0xB000_D130	R	ECC4 Field 3 Error Address 1	0x0000_0000
ECC4F3A2	0xB000_D134	R	ECC4 Field 3 Error Address 2	0x0000_0000
ECC4F3D	0xB000_D138	R	ECC4 Field 3 Error Data	0x0000_0000
ECC4F4A1	0xB000_D13C	R	ECC4 Field 4 Error Address 1	0x0000_0000
ECC4F4A2	0xB000_D140	R	ECC4 Field 4 Error Address 2	0x0000_0000
ECC4F4D	0xB000_D144	R	ECC4 Field 4 Error Data	0x0000_0000



# 7.10.2 Register Details

### Global Control and Status Register (FMICSR)

Register	Address R/W		Description				Reset Value	
FMICSR	0xB000_D000	R/W	Global Cont	rol and Status	Register	0:	0x0000_0000	
					972 1	20		
31	30	29	28	27	26	25	24	
			Res	erved	50	(C)		
23	22	21	20	19	18	17	16	
			Res	erved	1	20 6	N	
15	14	13	12	11	10	9	8	
	· ·		Res	erved	•		12	
7	6	5	4	3	2	1	0	
	Reserv	/ed		SM_EN	MS_EN	SD_EN	SW_RST	

Bits	Descriptions	
		NAND-type Flash Functionality Enable
[3]	3] <b>SM_EN</b>	0 = Disable SM functionality of FMI.
		1 = Enable SM functionality of FMI.
		Memory Stick Functionality Enable
[2]	[2] <b>MS_EN</b>	0 = Disable MS functionality of FMI.
		1 = Enable MS functionality of FMI.
Ste.	b.	Secure Digital Functionality Enable
[1]	SD_EN	0 = Disable SD functionality of FMI.
Di a		1 = Enable SD functionality of FMI.
CS.	100	Software Engine Reset
[0]	CW DET	0 = Writing 0 to this bit has no effect.
[0]	SW_RST	1 = Writing 1 to this bit will reset all FMI engines. The contents of control register will not be cleared. This bit will auto clear after few clock cycles.

**NOTE**: Software can enable only one engine at one time, or FMI will work abnormal.



#### Global Interrupt Control Register (FMIIER)

Register	Address R/W		Description			Res	Reset Value	
FMIIER	0xB000_D004	0xB000_D004 R/W		Global Interrupt Control Register			0x0000_0001	
					N. M.			
31	30	29	28	27	26	25	24	
			Rese	erved	522 50	S. (		
23	22	21	20	19	18	17	16	
			Rese	erved	Silo	Co.		
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
			Reserved			"Oh a	DTA_IE	
						1 A V In	( units )	

Bits	Descriptions	
		DMAC READ/WRITE Target Abort Interrupt Enable
[0]	DTA_IE	<ul> <li>0 = Disable DMAC READ/WRITE target abort interrupt generation.</li> <li>1 = Enable DMAC READ/WRITE target abort interrupt generation.</li> </ul>





#### Global Interrupt Status Register (FMIISR)

Register	Address	R/W	Description	Description			et Value	
FMIISR	0xB000_D0	0xB000_D008 R/W		Global Interrupt Status Register			0x0000_0000	
31	30	29	28	27	26	25	24	
			Rese	erved	SZAFA	N. (		
23	22	21	20	19	18	17	16	
			Rese	erved	Silo	Co.		
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
			Reserved			Ch d	DTA_IF	
						CAY IN	(	

Bits	Descriptions	
		DMAC READ/WRITE Target Abort Interrupt Flag (Read Only)
[0]	DTA_IF	This bit indicates DMAC received an ERROR response from internal AHB bus during DMA read/write operation. When Target Abort is occurred, please reset all engine.
[0]		0 = No bus ERROR response received.
		1 = Bus ERROR response received.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.

**NOTE:** No matter interrupt enable is turn on or not, the interrupt flag will be set when target condition is occurred.



#### SD Control and Status Register (SDCSR)

Register	Address	R/W	Description	Reset Value
SDCSR	0xB000_D020	R/W	SD Control and Status Register	0x0101_0000

30	29	28	27	26	25	24
SDPORT		Reserved	SDNWR			
22	21	20	19	18	17	16
BLK_CNT						
14	13	12	11	10	9	8
SW_RST	CMD_CODE					
6	5	4	3	2	1	0
CLK8_OE	CLK74_OE	R2_EN	DO_EN	DI_EN	RI_EN	CO_EN
	SDP 22 14 SW_RST 6	SDPORT           22         21           14         13           SW_RST	SDPORT         Reserved           22         21         20           BLK_CNT           14         13         12           SW_RST	SDPORT         Reserved           22         21         20         19           BLK_CNT           14         13         12         11           SW_RST         CMD_C           6         5         4         3	SDPORT         Reserved         SDN           22         21         20         19         18           BLK_CNT           14         13         12         11         10           SW_RST         CMD_CODE         6         5         4         3         2	SDPORT         Reserved         SDNWR           22         21         20         19         18         17           BLK_CNT           14         13         12         11         10         9           SW_RST         CMD_CODE           6         5         4         3         2         1

Bits	Descriptions	
[31]	CLK_KEEP1	SD Clock Enable for Port 10 = Disable SD clock generation.1 = SD clock always keeps free running.
[30:29]	SDPORT	SD Port Selection 00 = Port 0 is selected. 10 = Port 1 is selected. X1 = Reserved
[27:24]	SDNWR	$N_{WR}$ Parameter for Block Write Operation This value indicates the $N_{WR}$ parameter for data block write operation in clock counts. The actual clock cycle will be SDNWR+1.
[23:16]	BLK_CNT	Block Counts to Be Transferred or Received This field contains the block counts for data-in and data-out transfer. For READ_MULTIPLE_BLOCK and WRITE_MULTIPLE_BLOCK command, software can use this function to accelerate data transfer and improve performance. Note that only when SDBLEN=0x1FF, this field is valid. Otherwise, blob counts will be set to 1 inside SD host engine. NOTE: Value 0x0 in this field means 256.
[15]	DBW	SD Data Bus Width 0 = Data bus width is 1-bit. 1 = Data bus width is 4-bit.
[15]	DBW	0 = Data bus width is 1-bit.



Bits	Descriptions	
		Software Engine Reset
		0 = Writing 0 to this bit has no effect.
[14]	SW_RST	1 = Writing 1 to this bit will reset the internal state machine and counters. The contents of control register will not be cleared (but RI_EN, DI_EN, DO_EN and R2_EN will be cleared). This bit will be auto cleared after few clock cycles.
[40.0]		SD Command Code
[13:8]	CMD_CODE	This register contains the SD command code $(0x00 - 0x3F)$ .
		SD Clock Enable for Port 0
[7]	CLK_KEEPO	0 = Disable SD clock generation.
		1 = SD clock always keeps free running.
		Generating 8 Clock Cycles Output Enable
	CLK8_OE	0 = No effect.
[6]		1 = Enable, SD host will output 8 clock cycles.
		<b>NOTE</b> : When this operation is finished, this bit will be cleared automatically.
		Initial 74 Clock Cycles Output Enable
	CLK74_OE	0 = No effect.
[5]		1 = Enable, SD host will output 74 clock cycles to SD card.
da		<b>NOTE</b> : When this operation is finished, this bit will be cleared automatically.
The second		Response R2 Input Enable
ma to	S	0 = No effect. (Please use SDCSR[SW_RST] to clear this bit.)
[4]	R2_EN	1 = Enable, SD host will wait to receive a response R2 from SD card and store the response data into DMAC's flash buffer (exclude CRC-7).
- K		<b>NOTE:</b> When the R2 response operation is finished, this bit will be cleared automatically.
	Sh a	Data Output Enable
	DO_EN	0 = No effect. (Please use SDCSR[SW_RST] to clear this bit.)
[3]		1 = Enable, SD host will transfer block data and the CRC-16 value to SD card.
		<b>NOTE</b> : When the data output operation is finished, this bit will be cleared automatically.



Bits	Descriptions	Descriptions					
[2]	DI_EN	<ul> <li>Data Input Enable</li> <li>0 = No effect. (Please use SDCSR[SW_RST] to clear this bit.)</li> <li>1 = Enable, SD host will wait to receive block data and the CRC-16 value from SD card.</li> <li>NOTE: When the data input operation is finished, this bit will be cleared automatically.</li> </ul>					
[1]	RI_EN	Response Input Enable 0 = No effect. (Please use SDCSR[SW_RST] to clear this bit.) 1 = Enable, SD host will wait to receive a response from SD card. NOTE: When the response input operation is finished, this bit will be cleared automatically.					
[0]	CO_EN	Command Output Enable 0 = No effect. 1 = Enable, SD host will output a command to SD card. NOTE: When the command output operation is finished, this bit will be cleared automatically.					





#### SD Command Argument Register (SDARG)

Register		Address		R/W	Description				Reset Value	
SD	ARG	0xE	3000_D024	R/W	SD Commar	nd Argument	t Register		0x0000	_0000
						XO	N.			
	31		30	29	28	27	26	25	24	
					SD_CN	ID_ARG	Va. VS	S		
	23	3	22	21	20	19	18	17	16	
					SD_CN	ID_ARG		" Dr		
	15	5	14	13	12	11	10	9	8	
					SD_CN	ID_ARG		AL	~	
	7		6	5	4	3	2	1	0	
					SD_CN	ID_ARG		26	100	
									0	

Bits	Descriptions	Descriptions							
		SD Command Argument							
[31:0]	SD_CMD_ARG	This register contains a 32-bit value specifies the argument of SD command from host controller to SD card.							



#### SD Interrupt Control Register (SDIER) Register Address R/W Description **Reset Value** 0x0000 0000 SDIER 0xB000 D028 SD Interrupt Control Register R/W 31 30 29 28 27 26 25 24 CD1SRC CDOSRC Reserved 17 20 19 23 22 21 18 16 Reserved 15 14 13 12 11 10 9 8 Reserved WKUP\_EN DITO\_IE RITO\_IE SDI01\_IE SDIO0\_IE CD1\_IE CDO\_IE 7 2 6 5 4 3 1 0 Reserved CRC\_IE BLKD\_IE

Bits	Descriptions									
[31]	CD1SRC	<ul> <li>SD1 Card Detect Source Selection</li> <li>0 = From SD1 card's DAT3 pin.</li> <li>1 = From GPIO pin.</li> </ul>								
[30]	CDOSRC	<ul> <li>SD0 Card Detect Source Selection</li> <li>0 = From SD0 card's DAT3 pin.</li> <li>1 = From GPIO pin.</li> </ul>								
[14]	WKUP_EN	<ul> <li>Wake-Up Signal Generating Enable</li> <li>Enable/Disable wake-up signal generating of SD host when SDIO card (current using) issues an interrupt (wake-up) via DAT[1] to host.</li> <li>0 = Disable.</li> <li>1 = Enable.</li> </ul>								
[13]	DITO_IE	<ul> <li>Data Input Time-out Interrupt Enable</li> <li>Enable/Disable interrupt generation of SD controller when data input time-out. Time-out value is specified at SDTMOUT.</li> <li>0 = Disable.</li> <li>1 = Enable.</li> </ul>								
[12]	RITO_IE	<ul> <li>Response Time-out Interrupt Enable</li> <li>Enable/Disable interrupt generation of SD controller when receiving response or R2 time-out. Time-out value is specified at SDTMOUT.</li> <li>0 = Disable.</li> <li>1 = Enable.</li> </ul>								
		Publication Release Date: Jun. 18, 2010 290 Revision: A4								



Bits	Descriptions	
		SDIO Interrupt Enable for Port 1
[11]	SDI01_IE	Enable/Disable interrupt generation of SD host when SDIO card 1 issues an interrupt via DAT[1] to host.
	_	0 = Disable.
		1 = Enable.
		SDIO Interrupt Enable for Port 0
[10]	SDIO0_IE	Enable/Disable interrupt generation of SD host when SDIO card 0 issues an interrupt via DAT[1] to host.
		0 = Disable.
		1 = Enable.
		SD1 Card Detection Interrupt Enable
[9]	CD1_IE	Enable/Disable interrupt generation of SD controller when card 1 is inserted or removed.
[]]	02	0 = Disable.
		1 = Enable.
		SD0 Card Detection Interrupt Enable
[8]	CD0_IE	Enable/Disable interrupt generation of SD controller when card 0 is inserted or removed.
	_	0 = Disable.
		1 = Enable.
100		CRC-7, CRC-16 and CRC Status Error Interrupt Enable
[1]	CRC_IE	0 = SD host will not generate interrupt when CRC-7, CRC-16 and CRC status is error.
	alter.	1 = SD host will generate interrupt when CRC-7, CRC-16 and CRC status is error.
N/	X.	Block Transfer Done Interrupt Enable
[0]	BLKD_IE	0 = SD host will not generate interrupt when data-in (out) transfer done.
	Sol Co	1 = SD host will generate interrupt when data-in (out) transfer done.
	Ser les	Publication Release Date: Jun. 18, 2010 291 Revision: A4



#### SD Interrupt Status Register (SDISR) Address R/W Description Reset Value Register 0x000X 008C SDISR 0xB000 D02C R/W SD Interrupt Status Register 31 29 28 27 25 24 30 26 Reserved 21 23 22 20 18 17 19 16 Reserved SD1DAT1 SDODAT1 CDPS1 **CDPSO** 15 14 12 10 13 11 9 8 Reserved DITO\_IF RITO\_IF SDI01\_IF SDIO0\_IF CD1\_IF CDO\_IF 7 6 5 4 3 2 1 0 **SDDATO** CRCSTAT **CRC-16** CRC-7 BLKD\_IF CRC\_IF Bits Descriptions DAT1 Pin Status of SD1 (Read Only) SD1DAT1 [19] This bit is the DAT1 pin status of SD1. DAT1 Pin Status of SD0 (Read Only) [18] SD0DAT1 This bit is the DAT1 pin status of SD0. Card Detect Pin Status of SD1 (Read Only) This bit is the DAT3 pin status of SD1, and it is using for card detection. CDPS1 [17] When there is a card inserted in or removed from SD1, software should check this bit to confirm if there is really a card insertion or remove. Card Detect Pin Status of SD0 (Read Only) This bit is the DAT3 pin status of SD0, and it is using for card detection. [16] **CDPSO** When there is a card inserted in or removed from SD0, software should check this bit to confirm if there is really a card insertion or remove. Data Input Time-out Interrupt Flag (Read Only) This bit indicates that SD host counts to time-out value when receiving data (waiting start bit). [13] DITO\_IF 0 = Not time-out.1 = Data input time-out. **NOTE:** This bit is read only, but can be cleared by writing '1' to it.



Bits	Descriptions	
		Response Time-out Interrupt Flag (Read Only)
		This bit indicates that SD host counts to time-out value when receiving response or R2 (waiting start bit).
[12]	RITO_IF	0 = Not time-out.
		1 = Response time-out.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing `1' to it.
		SDIO 1 Interrupt Flag (Read Only)
		This bit indicates that SDIO card 1 issues an interrupt to host.
[11]	SDIO1_IF	0 = No interrupt is issued by SDIO card 1.
		1 = An interrupt is issued by SDIO card 1.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.
		SDIO 0 Interrupt Flag (Read Only)
		This bit indicates that SDIO card 0 issues an interrupt to host.
[10]	SDIO0_IF	0 = No interrupt is issued by SDIO card 0.
		1 = An interrupt is issued by SDIO card 0.
		<b>NOTE:</b> This bit is read only, but can be cleared by writing '1' to it.
		SD1 Card Detection Interrupt Flag (Read Only)
		This bit indicates that SD card 1 is inserted or removed. Only if SDIER[CD1_IE] is set to 1, this bit is active.
[9]	CD1_IF	0 = No card is inserted or removed.
		1 = There is a card inserted in or removed from SD1.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.
D.C.	2	SD0 Card Detection Interrupt Flag (Read Only)
	龙	This bit indicates that SD card 0 is inserted or removed. Only if SDIER[CD0_IE] is set to 1, this bit is active.
[8]	CDO_IF	0 = No card is inserted or removed.
	GY T	1 = There is a card inserted in or removed from SD0.
	C 2	<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.
[-]]	000.170	DATO Pin Status of Current Selected SD (Read Only)
[7]	SDDATO	This bit is the DATO pin status of current selected SD port.
		O N
		Publication Release Date: Jun. 18, 2010
		293 Revision: A4



Bits	Descriptions	
		CRC Status Value of Data-out Transfer (Read Only)
		SD host will record CRC status of data-out transfer. Software could use this value to identify what type of error is during data-out transfer.
[6:4]	CRCSTAT	010 = Positive CRC status.
		101 = Negative CRC status
		111 = SD card programming error occurs.
		CRC-16 Check Status of Data-in Transfer (Read Only)
		SD host will check CRC-16 correctness after data-in transfer.
[3]	CRC-16	0 = Fault.
		1 = OK.
		CRC-7 Check Status (Read Only)
[2]	CRC-7	SD host will check CRC-7 correctness during each response in. If that response does not contain CRC-7 information (R3), then software should turn off SDIER[CRC_IE] and ignore this bit.
		0 = Fault.
		1 = OK.
		CRC-7, CRC-16 and CRC Status Error Interrupt Flag (Read Only)
[1]	CRC_IF	This bit indicates that SD host has occurred CRC error during response in, data-in or data-out (CRC status error) transfer. When CRC error is occurred, software should reset SD engine. Some response (ex. R3) doesn't have CRC-7 information with it; SD host will still calculate CRC-7, get CRC error and set this flag. In this condition, software should ignore CRC error and clears this bit manually.
		0 = No CRC error is occurred.
	2	1 = CRC  error is occurred.
	A.	<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.
X	N.X.	Block Transfer Done Interrupt Flag (Read Only)
[0]		This bit indicates that SD host has finished data-in or data-out block transfer. If there is a CRC-16 error or incorrect CRC status during multiple block data transfer, the transfer will be broken and this bit will be set.
[0]	BLKD_IF	0 = Not finished yet.
	× A	1 = Done.
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.
		9.772
		Publication Release Date: Jun. 18, 2010 294 Revision: A4



#### SD Receiving Response Token Register 0 (SDRSP0)

Register Add		Address	R/W	Description				Reset	Reset Value		
SD	RSP0	0xE	3000_D030	R	SD Receivin	g Response	Token Regis	ter 0	0x0000	0x0000_0000	
						20	N.			-	
	31		30	29	28	27	26	25	24		
					SD_RS	БР_ТКО	Va. US	1.1			
	23	3	22	21	20	19	18	17	16		
					SD_RS	SP_ТКО		"Do			
	15	5	14	13	12	11	10	9	8		
				SD_RS	SP_TKO		AL	s			
	7		6	5	4	3	2	1	0		
					SD_RS	SP_TKO		26	N.C.		
	L										

Bits	Descriptions					
		SD Receiving Response Token 0				
[31:0]	SD_RSP_TKO	SD host controller will receive a response token for getting a reply from SD card when SDCSR[RI_EN] is set. This field contains response bit 47-16 of the response token.				



#### SD Receiving Response Token Register 1 (SDRSP1)

Reg	Register		Address	R/W	Description			Reset Value		
SD	RSP1	0xB	3000_D034	R	SD Receiving	g Response	Token Regis	ter 1	0x0000_0000	
						20	No.			_
	31		30	29	28	27	26	25	24	
					Rese	rved	Va. VI	S		
	23	;	22	21	20	19	18	17	16	
					Rese	rved	~ (O	"Do		
	15	5	14	13	12	11	10	9	8	
					Rese	rved		AL	s	
	7		6	5	4	3	2	1	0	
					SD_RS	P_TK1		22	Sr.	

Bits	Descriptions						
		SD Receiving Response Token 1					
[7:0]	SD_RSP_TK1	SD host controller will receive a response token for getting a reply from SD card when SDCSR[RI_EN] is set. This register contains the bit 15-8 of the response token.					



**SDBLEN** 

0

1



7

#### 32-BIT ARM926EJ-S BASED MCU

2

#### SD Block Length Register (SDBLEN)

6

5

Reg	ister		Address	R/W	/W Description R							
SD	BLEN	0xl	B000_D038	R/W	SD Block Le	SD Block Length Register 0x0000						
						NON N	NY .					
	31		30	29	28	27	26	25	24			
	Reserved											
	23		22	21	20	19	18	17	16			
					Rese	erved	~ (O)_	"Do				
	15		14	13	12	11	10	9	8			

Reserved 4 3 SDBLEN

Bits	Descriptions	
		SD BLOCK LENGTH in Byte Unit
[8:0]	SDBLEN	A 9-bit value specifies the SD transfer byte count. The actual byte count is equal to SDBLEN+1.





#### SD Response/Data-in Time-out Register (SDTMOUT)

Regis	ister Offset R/W Description			Reset	Reset Value						
SDTM	/IOUT	0xE	3000_D03C	R/W	SD Respons	e/Data-in Ti	me-out Regi	ister	0x0000	0x0000_0000	
						N/S	No.				
	31	1	30	29	28	27	26	25	24		
					Rese	erved	Va. US	S			
	23	3	22	21	20	19	18	17	16		
					SDT	NOUT					
	15	5	14	13	12	11	10	9	8		
	SDTMOUT										
	7		6	5	4	3	2	1	0		
	SDTMOUT										

Bits	Descriptions	
		SD Response/Data-in Time-out Value
[23:0]	SDTMOUT	A 24-bit value specifies the time-out counts of response and data input. SD host controller will wait start bit of response or data-in until this value reached. The time period is depended on SD engine clock frequency. Do not write a small number into this field, or you may never get response or data due to time-out. NOTE: Fill 0x0 into this field will disable hardware time-out function.





#### Memory Stick Control and Status Register (MSCSR)

Register	Address	R/W	Description	Reset Value
MSCSR	0xB000_D060	R/W	Memory Stick Control and Status Register	0x0000_0008

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
Rese	erved	MSPORT	DSIZE		DCNT				
15	14	13	12	11	10	9	8		
	Rese	erved		TPC					
7	6	5	4	3	2	1	0		
	Rese	erved		SERIAL	MSPRO	MS_GO	SW_RST		
						1 1 N 1			

Bits	Descriptions	
		Memory Stick Port Selection
[21]	MSPORT	0 = Port 0 is selected.
		1 = Port 1 is selected.
		Data Size for Transfer (for Memory Stick PRO Only)
		This field defines how many bytes should be transferred of following TPC codes. Data will be obtained from (stored in) DMAC's FIFO.
		READ_SHORT_DATA and WRITE_SHORT_DATA.
[20:19]	DSIZE	00 = 32 Bytes.
360		01 = 64 Bytes.
150		10 = 128 Bytes.
n A		11 = 256 Bytes.
22		<b>NOTE</b> : This field is invalid when other TPC codes are executed.
N.	20	Data Count Number (in Byte Unit)
×4		This field defines how many bytes should be transferred of following TPC codes. Data will be obtained from (stored in) MSBUF1 and MSBUF2.
[10,16]	DONT	READ_REG, GET_INT, WRITE_REG, SET_R/W_REG_ADRS, SET_CMD and EX_SET_CMD.
[18:16]	DCNT	For example, when software wants to use SET_R/W_REG_ADRS, you should write 0x4 into this field; when you want to use SET_CMD, you should write 0x1 into this field, etc.
		<b>NOTE</b> : Value 0x0 means 8 bytes should be transferred, and it is the largest length this core can provide.



		TPC Code of the Packet						
[11:8]	TPCThis field defines the TPC code of the packet which softwa transfer. This core supports all TPC code of Memory Stick and M PRO specification. The lower 4 bits of TPC (TPC Check Co generated by hardware automatically.							
		Serial or Parallel Mode						
[3]	SERIAL	0 = MS host is working at parallel mode.						
		1 = MS host is working at serial mode (Default).						
		Memory Stick or Memory Stick PRO						
[2]	MSPRO	0 = Type of the card is Memory Stick.						
		1 = Type of the card is Memory Stick PRO.						
		Trigger Memory Stick Core to Transfer Packet						
		0 = Writing 0 to this bit has no effect.						
[1]	MS_GO 1 = Trigger Memory Stick core to transfer packet. When TPC code READ_REG, GET_INT, WRITE_REG, SET_R/W_REG_ADRS, SET_ EX_SET_CMD, data will be obtained from (stored in) MSBUF1 ar MSBUF2. When TPC code is READ_LONG_DATA (READ_PAGE_D READ_SHORT_DATA, WRITE_LONG_DATA (WRITE_PAGE_DATA WRITE_SHORT_DATA, data will be obtained from (stored in) DM							
		Software Engine Reset						
		0 = Writing 0 to this bit has no effect.						
[0]	SW_RST	<ul><li>1 = Writing 1 to this bit will reset the internal state machine and counters. The contents of control register will not be cleared. This bit will be auto cleared after few clock cycles.</li></ul>						
		Publication Release Date: Jun. 18, 2010 300 Revision: A4						



#### Memory Stick Interrupt Control Register (MSIER)

Register	Address	R/W	Description	Reset Value
MSIER	0xB000_D064	R/W	Memory Stick Interrupt Control Register	0x0000_0000
			V/A A	

31	30	29	28	27	26	25	24
		2					
23	22	21	20	19	18	17	16
	Reserved						CD0_IE
15	14	13	12	11	10	9	8
			Re	served		and for	
7	6	5	4	3	2	1	0
	Reserved		CRC_IE	BSYTO_IE	INTTO_IE	MSINT_IE	PKT_IE
						1 A V A.	1

Bits	Descriptions					
		MS Card Detection 1 Interrupt Enable				
[17]	CD1_IE	Enable/Disable Interrupt generation of MS controller when card 1 is inserted or removed.				
	_	• 0 = Disable.				
		• 1 = Enable.				
		MS Card Detection 0 Interrupt Enable				
[16]	CD0_IE	Enable/Disable Interrupt generation of MS controller when card 0 is inserted or removed.				
		• 0 = Disable.				
· Real		• 1 = Enable.				
2	CRC_IE	CRC-16 Error Interrupt Enable				
[4]		0 = the core will not generate interrupt when CRC-16 is error.				
S)		1 = the core will generate interrupt when CRC-16 is error.				
X	BSYTO_IE	Busy to Ready Check Timeout Interrupt Enable				
[3]		0 = Disable Busy to Ready check timeout interrupt.				
		1 = Enable Busy to Ready check timeout interrupt.				
		Publication Release Date: Jun. 18, 2010 301 Revision: A4				

# nuvoTon

[2]	INTTO_IE	<ul> <li>INT Response Timeout Interrupt Enable</li> <li>0 = Disable INT response timeout interrupt generation.</li> <li>1 = Enable INT response timeout interrupt generation.</li> </ul>
[1]	MSINT_IE	<pre>Memory Stick Card's Interrupt Enable 0 = the core will not generate interrupt when MS card generates INT. 1 = the core will generate interrupt when MS card generates INT. NOTE: Software should set MSIER[INTTO_IE] to `1' to enable INT detection function of the core, and set this bit to `1' if you want to get INT from MS card.</pre>
[0]	PKT_IE	<ul> <li>Packet Transfer Done Interrupt Enable</li> <li>0 = the core will not generate interrupt when packet transfer is done.</li> <li>1 = the core will generate interrupt when packet transfer is done.</li> </ul>





#### Memory Stick Interrupt Status Register (MSISR)

Register	Address	R/W	Description	Reset Value
MSISR	0xB000_D068	R/W	Memory Stick Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						CD0_
23	22	21	20	19	18	17	16
	Reserved						CD0_IF
15	14	13	12	11	10	9	8
	Reserved				BREQ	ERR	CED
7	6	5	4	3	2	1	0
Reserved CRC_IF				BSYTO_IF	INTTO_IF	MSINT_IF	PKT_IF

Bits	Descriptions	
		Pin Status of MS Card Detection 1 (Read Only)
[25]	CD1_	This is the pin status of MS card detection 1. When there is a card insertion or removal, software should check this bit to confirm if it is really a card insertion or removal.
		NOTE: Software should perform de-bounce for card detection function.
		Pin Status of MS Card Detection 0 (Read Only)
[24]	CD0_	This is the pin status of MS card detection 0. When there is a card insertion or removal, software should check this bit to confirm if it is really a card insertion or removal.
-the		NOTE: Software should perform de-bounce for card detection function.
51 0		MS Card Detection 1 Interrupt Flag (Read Only)
3	CD1_IF	This bit indicates that MS card 1 is inserted or removed. Only if MSIER[CD1_IE] is set, this bit is active; otherwise, this bit is invalid.
[17]		0 = No card is inserted or removed.
- K		1 = There is a card inserted in or removed from MS1.
	G. F.	<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.
	CN)	MS Card Detection 0 Interrupt Flag (Read Only)
		This bit indicates that MS card 0 is inserted or removed. Only if MSIER[CD0_IE] is set, this bit is active; otherwise, this bit is invalid.
[16]	CD0_IF	0 = No card is inserted or removed.
		1 = There is a card inserted in or removed from MS0.
		<b>NOTE:</b> This bit is read only, but can be cleared by writing '1' to it.
L	1	Dublication Deleges Dates Jun. 10, 2010



Bits	Descriptions	
		INT Status of Memory Stick PRO (Read Only)
[11:8]	CMDNK BREQ ERR CED	These 4 bits indicates the INT status of Memory Stick PRO card (only for parallel mode). When MSIER[INTTO_IE] is set, the core will wait for INT signal from card. If the card is working at parallel mode; after INT is occurred (MSISR[MSINT_IF] is set), the contents of INT register can be informed by these bits.
		<b>NOTE</b> : These bits are valid in parallel mode only.
		CRC-16 Error Interrupt Flag (Read Only)
[4]		When the packet transfer is done, the core will compare the value of CRC-16 which it calculated and received. If CRC-16 value is not the same, this flag will be set. The comparison executes only for READ packet.
[4]	CRC_IF	0 = CRC-16 ok.
		1 = CRC-16 failed.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.
		Busy to Ready Check Timeout Interrupt Flag (Read Only)
[2]	BSYTO_IF	This bit indicates that the core cannot detect RDY signal on DATA[0] pin during Handshake State. It means some errors are occurred during packet transfer. The maximum timeout duration for RDY signal is 16 SCLKs.
[3]		0 = No RDY timeout occurred.
		1 = RDY timeout occurred.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing `1' to it.
1.1.2.1.1		INT Response Timeout Interrupt Flag (Read Only)
[2]	INTTO_IF	This bit indicates that the core cannot detect INT signal of MS card after a period of time. In Memory Stick, the maximum period is 100ms. In Memory Stick PRO, the maximum period is 3500ms. If INT timeout is occurred, it means the card maybe malfunction.
CO.V	-38-	0 = INT detection is not timeout.
N/L	X	1 = INT detection is timeout, no INT signal occurred.
X	200 00	<b>NOTE</b> : This bit is read only, but can be cleared by writing `1' to it.
		Publication Release Date: Jun. 18, 2010 304 Revision: A4

# nuvoTon

### 32-BIT ARM926EJ-S BASED MCU

		Memory Stick Card's Interrupt Flag (Read Only)
[1]	MSINT_IF	Memory Stick will generate INT signal after some TPC codes are executed, ex. SET_CMD. This bit indicates that Memory Stick has generated INT signal after TPC code execution. This core will check INT for software only when MSIER[INTTO_IE] is set to '1', or this bit is invalid.
		0 = No INT signal is detected.
		1 = INT signal is detected.
		<b>NOTE:</b> This bit is read only, but can be cleared by writing `1' to it.
		Packet Transfer Done Interrupt Flag (Read Only)
	PKT_IF	This bit indicates that the whole packet transfer is done. The four states of Memory Stick are BS1, BS2, BS3 and BS0.
[0]		0 = Packet transfer is not done yet.
		1 = Packet transfer is done.
		<b>NOTE:</b> This bit is read only, but can be cleared by writing '1' to it.

**NOTE**: No matter interrupt enable is turn on or not, the interrupt flag will be set when target condition is occurred.



# nuvoTon

### 32-BIT ARM926EJ-S BASED MCU

Memory Stick Register Buffer 1 (MSBUF1)

Memory Stick Register Buffer 2 (MSBUF2)

Register	Address	R/W	Description	Reset Value
MSBUF1 MSBUF2	0xB000_D06C 0xB000_D070	R/W	Memory Stick Register Buffer 1 Memory Stick Register Buffer 2	0x0000_0x0000

31	30	29	28	27	26	25	24
			DATA[	31:24]	50	SA	
23	22	21	20	19	18	17	16
			DATA[	23:16]	.0	20 0	
15	14	13	12	11	10	9	8
			DATA	[15:8]		40	12
7	6	5	4	3	2	1	0
			DATA	[7:0]		No.	er so
						0	ZAN O

Bits Descriptions Data Content of Packet Transfer This field contains the data of READ/WRITE TPC codes. When software uses following TPC codes, data will be obtained from (stored in) this field. READ REG, GET INT, WRITE REG, SET R/W REG ADRS, SET CMD and EX SET CMD. This core will always send (store) data from MSB of MSBUF2. For example, if software wants to WRITE a packet with 1 byte data, you should put the data at MSBUF2[31:24] and write 0x1 into MSCSR[DCNT] then trigger the core. The order of transfer will be MSBUF2[31], MSBUF2[30] ..., MSBUF2[24]. If you want to WRITE a packet with 6 bytes data, you should put the data at MSBUF2[31:0] and MSBUF1[31:16] and write 0x6 into MSCSR[DCNT] then trigger the core. The order of transfer will be MSBUF2[31:24], ... [31:0] DATA MSBUF2[7:0], MSBUF1[31:24], MSBUF1[23:16]. The same order will be applied to READ packet. MSBUF1 MSBUF2 BYTE 5 BYTE 1 BYTE 6 BYTE 2 BYTE 7 BYTE 3 BYTE 4 BYTE 8



#### NAND Flash Control and Status Register (SMCSR)

Register	Register Address R/W		Description	Reset Value	
SMCSR	0xB000_D0A0	R/W	NAND Flash Control and Status Register	0x0600_0080	

31	30	29	28	27	26	25	24	
		Reserved			SM	_cs	WP_	
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
	Rese	erved			ME	CC4		
7	6	5	4	3	2	1	0	
ECC4CHK	Reserved	ECC4_EN	DBW	PSIZE	DWR_EN	DRD_EN	SW_RST	

Bits	Descriptions	
		Smart Media Card Select
126 251		00 = Select card 0. (-CE0 will be active)
[26:25]	SM_CS	01 = Select card  1. (-CE1 will be active)
		11 = No card will be selected.
		Write Protect Pin Control
[24]	WP_	0 = Force –WP pin to <b>LOW</b> (0) level.
		1 = Force –WP pin to <b>HIGH</b> (1) level.
		Mask ECC4 During Write Page Data
[11:8]	MECC4	These 4 bits indicate NAND controller to write out ECC4 checksum or just 10 bytes 0xFF for each field.
		0 = Do not mask the ECC4 checksum for each field.
12		1 = Mask ECC4 checksum and write out 10 bytes 0xFF to NAND.
- R	ECC4CHK	None Used Field ECC4 Check After Read Page Data 0 = Disable. NAND controller will always check ECC4 result for each field, no matter it is used or not.
[7]		1 = Enable. NAND controller will check 1's count for byte 2, 3 of redundant data in each field. If count value is greater than 8, NAND controller will treat this field as none used field; otherwise, it's used. If that field is none used field, NAND controller will ignore its ECC4 check result.
		Publication Release Date: Jun. 18, 2010 307 Revision: A4



Bits	Descriptions	
		ECC Algorithm Selection
[5]	ECC4_EN	This bit is used to select the ECC algorithm for data protecting. There are two ECC algorithms inside this NAND controller, one is the standard used in Smart Media's specification and the other is Reed-Solomon code.
		0 = Using standard algorithm in Smart Media specification.
		1 = Using Reed-Solomon code encode/decode.
		SM Data Bus Width
		0 = Data bus width of NAND is 8-bit.
[4]	DBW	1 = Data bus width of NAND is reserved for 16-bit.
		This bit should be set to 0.
		Page Size of NAND-type Flash
		This bit indicates the page size of NAND. Only two sizes are supported.
[3]	PSIZE	0 = Page size is 512 Bytes. (512+16B)
		1 = Page size is 2048 Bytes. (2048+64B)
	DWR_EN	DMA Write Data Enable
		This bit enables the SM host to transfer data from DMAC's embedded frame buffer into Smart Media card or NAND type flash.
[2]		0 = No effect.
		1 = Enable DMA read data transfer.
		<b>NOTE</b> : When DMA transfer completed, this bit will be cleared automatically.
de.		DMA Read Data Enable
The second		This bit enables the SM host to transfer data from Smart Media card or NAND type flash into DMAC's embedded frame buffer.
[1]	DRD_EN	0 = No effect.
	Xu	1 = Enable DMA read data transfer.
X	N. K.	<b>NOTE</b> : When DMA transfer completed, this bit will be cleared automatically.
1	0	Software Engine Reset
	-02-03	0 = Writing 0 to this bit has no effect.
[0]	SW_RST	1 = Writing 1 to this bit will reset the internal state machine and counters (include SMCSR[DWR_EN] and SMCSR[DRD_EN]). The contents of control register will not be cleared. This bit will be auto cleared after few clock cycles.
	No la	register will not be cleared. This bit will be auto cleared after few clock




#### NAND Flash Timing Control Register (SMTCR)

	Address	R/W	Description			Re	set Value	
SMTCR	0xB000_D04	A4 R/W	NAND Flash	NAND Flash a Timing Control Register			0001_0105	
			X A M St.					
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved				CALE_SH	Sib	Co.		
15	14	13	12	11	10	9	8	
HI_WID								
7	6	5	4	3	2	1	0	
			LO_	WID		"Oh "	$\sim$	

Bits	Descriptions	
		CLE/ALE Setup/Hold Time
		This field controls the CLE/ALE setup/hold time to –WE.
		The setup/hold time can be calculated using following equation:
[22:16]	CALE_SH	$t_{CLS} = (CALE_SH+1)*T_{AHB}$
		$t_{CLH} = ((CALE_SH*2)+2)*T_{AHB}$
		$t_{ALS} = (CALE_SH+1)*T_{AHB}$
		$t_{ALH} = ((CALE_SH*2)+2)*T_{AHB}$
		Read/Write Enable Signal High Pulse Width
[15:8]	HI_WID	This field controls the high pulse width of signals -RE and -WE while H/W mode page access is enabled. The pulse width is a multiple of period of AHB bus clock. (The actual width time will be [clock period*(HI_WID+1)] )
		<b>NOTE</b> : Value of this field can not be $0 \times 0$ .
S.	N.L.	Read/Write Enable Signal Low Pulse Width
[7:0]	LO_WID	This field controls the low pulse width of signals -RE and -WE while H/W mode page access is enabled. The pulse width is a multiple of period of AHB bus clock. (The actual width time will be [clock period*(LO_WID+1)])
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	<b>NOTE</b> : Value of this field can not be 0x0.

NOTE1: The reset value is calculated base on 100MHz AHB Clock. Timing Effect of Above 3 Registers



Publication Release Date: Jun. 18, 2010 Revision: A4



#### NAND Flash Interrupt Control Register (SMIER)

Re	egister	Address	R/W	Descriptio	Description				
S	MIER	0xB000_D0A8	R/W	NAND Flash	NAND Flash Interrupt Control Register				
					X	and and			
	31	30	29	28	27	26	25	24	
	Reserved								
	23	22	21	20	19	18	17	16	
				Rese	erved	SIL	S.		
	15	14	13	12	11	10	9	8	
	Reserved RB_IE CD1							CD0_IE	
	7	6	5	4	3	2	1	0	
			Res	erved			ECC_IE	DMA_IE	
							1474		

Bits	Descriptions	
[10]	RB_IE	Ready/-Busy Rising Edge Detect Interrupt Enable 0 = Disable R/-B rising edge detect interrupt generation.
	_	1 = Enable R/-B rising edge detect interrupt generation.
		SM Card 1 Detection Interrupt Enable
[9]	CD1_IE	Enable/Disable interrupt generation of SM controller when card 1 is inserted or removed.
[]]		0 = Disable.
		1 = Enable.
1.00		SM Card 0 Detection Interrupt Enable
[8]	CD0_IE	Enable/Disable interrupt generation of SM controller when card 0 is inserted or removed.
	020	0 = Disable.
	杰	1 = Enable.
X	X	ECC Check Error Interrupt Enable
[1]	ECC_IE	When reading data from SM card, SM host will check the ECC code inside redundant area with the ECC code which calculated by itself. Enable this bit to generate interrupt when there is an ECC code mismatch.
	SID	0 = Disable.
	5/	1 = Enable.



Bits	Descriptions	
		DMA Read/Write Data Complete Interrupt Enable
[0]	DMA_IE	0 = Disable DMA read/write data complete interrupt generation. $1 = Enable DMA read/write data complete interrupt generation.$





#### NAND Flash Interrupt Status Register (SMISR)

Register	Address	R/W	Description	Description			
SMISR	0xB000_D0AC R/W NAND Flash Interrupt Status Register						0x000X_000
_				XO	NY I		
31	30	29	28	27	26	25	24
			P		No VNA		

	Reserved								
23	22	21	20	19	18	17	16		
		Reserved	RB_	CD1_	CD0_				
15	14	13	12	11	10	9	8		
		Reserved			RB_IF	CD1_IF	CD0_IF		
7	6	5	4	3	2	1	0		
		ECC_IF	DMA_IF						

Bits	Descriptions	
[18]	RB_	Ready/-Busy Pin Status (Read Only)This bit reflects the Ready/-Busy pin status of Smart Media card.
[17]	CD1_	Card Detect Pin Status of SM1 (Read Only) This bit is the card detect pin status of SM1, and it is using for card detection. When there is a card inserted in or removed from SM1, software should check this bit to confirm if there is really a card insertion or remove.
[16]	CD0_	<b>Card Detect Pin Status of SMO (Read Only)</b> This bit is the card detect pin status of SMO, and it is using for card detection. When there is a card inserted in or removed from SMO, software should check this bit to confirm if there is really a card insertion or remove.
[10]	RB_IF	Ready/-Busy Rising Edge Detect Interrupt Flag (Read Only) 0 = R/-B rising edge is not detected. 1 = R/-B rising edge is detected. NOTE: This bit is read only, but can be cleared by writing `1' to it.
[9]	CD1_IF	<ul> <li>SM Card 1 Detection Interrupt Flag (Read Only)</li> <li>This bit indicates that SM card 1 is inserted or removed. Only if SMIER[CD1_IE] is set to 1, this bit is active.</li> <li>0 = No card is inserted or removed.</li> <li>1 = There is a card inserted in or removed from SM1.</li> <li>NOTE: This bit is read only, but can be cleared by writing `1' to it.</li> </ul>



Bits	Descriptions	
		SM Card 0 Detection Interrupt Flag (Read Only)
		This bit indicates that SM card 0 is inserted or removed. Only if SMIER[CD0_IE] is set to 1, this bit is active.
[8]	CD0_IF	0 = No card is inserted or removed.
		1 = There is a card inserted in or removed from SM0.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing `1' to it.
	ECC_IF	ECC Check Error Interrupt Flag (Read Only)
543		0 = No ECC mismatch occurred.
[1]		1 = ECC mismatch occurred.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.
		DMA Read/Write Data Complete Interrupt Flag (Read Only)
		0 = DMA read/write transfer is not finished yet.
[0]	DMA_IF	1 = DMA read/write transfer is done.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.





#### NAND Flash Command Port Register (SMCMD)

Register		Address	R/W	Description	Reset Value					
SM	CMD	0xB000_D0B0	W	NAND Flash	Command I	Port Register		Undefi	Undefined	
_					XO	No.				
	31	30	29	28	27	26	25	24		
				Rese	erved	VA. US				
	23	22	21	20	19	18	17	16		
				Rese	erved		" On		]	
	15	14	13	12	11	10	9	8		
	Reserved									
	7	6	5	4	3	2	1	0		
				SMO	CMD		22	Re		
-									_	

Bits	Descriptions	
[7:0]	SMCMD	NAND Flash <b>Command Port</b> When CPU writes this port, SM H/W circuit will send a command to NAND Flash.





#### NAND Flash Address Port Register (SMADDR)

Re	gister	Address	R/W Description					Reset Value	
SM	IADDR	0xB000_D0B4	4 W	NAND Flash	Address Port	Register		Undefined	
-					XO	NY NY			
	31	30	29	28	27	26	25	24	
	EOA				Reserved	NO. SIS	Č.		
	23	22	21	20	19	18	17	16	
				Reserved			" (On " On		
	15	14	13	12	11	10	9	8	
				Rese	erved	15	All	C	
	7	6	5	4	3	2	1	0	
				SMA	DDR		22	SN.	
							10.746		

Bits	Descriptions	
[31]	EOA	End of Address Writing to this bit to tell SM host if this address is the last one or not. When software first writes to address port with this bit cleared, SM host will set ALE pin to active (HIGH). After the last address is written (with this bit set), SM host will set ALE pin to inactive (LOW). 0 = Not the last address. 1 = The last one address.
		NAND Flash Address Port
[7:0]	SMADDR	When CPU writes this port, SM H/W circuit will send an address to NAND Flash.



#### NAND Flash Data Port Register (SMDATA)

Reg	Register		Address	R/W	Description			Reset Value	
SM	DATA	0x	B000_D0B8	R/W	NAND Flash	Data Port Re	egister		Undefined
						XO	No.		_
	31		30	29	28	27	26	25	24
					Rese	erved	Va. VS		
	23		22	21	20	19	18	17	16
					Reserved				
	15		14	13	12	11	10	9	8
	Reserved							×	
	7		6	5	4	3	2	1	0
					SMD	ΑΤΑ		22	19

Bits	Descriptions	
57.01		NAND Flash Data Port
[7:0]	SMDATA	CPU can access NAND Flash memory through this data port.





#### NAND Flash Error Correction Code 0 Register (SMECCO)

Re	Register Address		R/W	Description				Reset Value
SN	SMECCO 0xB000_D0B		R	NAND Flash E	Error Correct	ion Code 0 R	egister	0x0000_0000
					XO	N. S.		
	31	30	29	28	27	26	25	24
				Rese	erved	a ss	6	
	23	22	21	20	19	18	17	16
				SME	CCO	~ (O_~ ~	0A	
	15	14	13	12	11	10	9	8
				SME	CCO	N.	276	2
	7	6	5	4	3	2	1	0
				SME	CCO		22	Sr.
	10k //							

Bits	Descriptions	
		NAND Flash ECC O
		For 512+16 bytes/page models, this area contains a 3-byte ECC for page data from data byte 0 through byte 255.
		[23:16]: CP5 ~ CP0, 0x3
		[15:8]: LP15 ~ LP08
[23:0]	SMECCO	[7:0]: LP07 ~ LP00
		For 2048+64 bytes/page models, this area contains a 3-byte ECC for page data from data byte 0 through byte 511.
		[23:16]: CP5 ~ CP0, LP17 ~ LP16
12627		[15:8]: LP15 ~ LP08
······································		[7:0]: LP07 ~ LP00



#### NAND Flash Error Correction Code 1 Register (SMECC1)

					11 m - 1988			
Registe	r	Address	R/W	Description Reset V			Reset Valu	
SMECC1	SMECC1         0xB000_D0C0         R         NAND Flash Error Correction Code 1 Register         0x0000_				0x0000_000			
_					XO	No.		
3	31 30		29	28	27	26	25	24
				Rese	erved	So Che		

23	22	21	20	19	18	17	16
			SME	CC1	* (O	0n	
15	14	13	12	11	10	9	8
			SME	CC1	15	Alla	
7	6	5	4	3	2	1	0
			SME	CC1		26	28
							0

Bits	Descriptions	
		NAND Flash ECC 1
		For 512+16 bytes/page models, this area contains a 3-byte ECC for page data from data byte 256 through byte 511.
		[23:16]: CP5 ~ CP0, 0x3
		[15:8]: LP15 ~ LP08
[23:0]	SMECC1	[7:0]: LP07 ~ LP00
		For 2048+64 bytes/page models, this area contains a 3-byte ECC for page data from data byte 512 through byte 1023.
		[23:16]: CP5 ~ CP0, LP17 ~ LP16
1000		[15:8]: LP15 ~ LP08
2		[7:0]: LP07 ~ LP00



### 32-BIT ARM926EJ-S BASED MCU

#### NAND Flash Error Correction Code 2 Register (SMECC2)

					Alla Alla				
Register Address		R/W	Descriptio	Description				Reset Value	
SMECC2		0xB000_D0C	4 R	NAND Flash	Error Correc	ction Code 2	Register	0x0000_000	00
					XO	No.			
	31	30	29	28	27	26	25	24	
				Rese	erved	20.505	Č.		
	23	22	21	20	19	18	17	16	
	SMECC2								

SMECC2

	7 6	5	4	3	2	1	0	
			SM	ECC2		26	22	
Bits	Descriptions	;				9.0	~	
[23:0]	SMECC2		4 bytes/pag rom data by 5 ~ CP0, LP 15 ~ LP08	e models only te 1024 throu 217 ~ LP16			oyte ECC for	





### 32-BIT ARM926EJ-S BASED MCU

#### NAND Flash Error Correction Code 3 Register (SMECC3)

Register Address R/W		Description		Reset Valu	ie				
SMECC3		0xB000_D0C8	3 R	NAND Flash Error Correction Code 3 Register			0x0000_0000		
					N/S	N. S.			
	31	30	29	28	27	26	25	24	
			Rese	erved	20.505	6.			
	23	22	21	20	19	18	17	16	

SMECC3

SMECC3

SMECC3

Bits	Descriptions	
		NAND Flash ECC 3
		For 2048+64 bytes/page models only, this area contains a 3-byte ECC for page data from data byte 1536 through byte 2047.
[23:0]	SMECC3	[23:16]: CP5 ~ CP0, LP17 ~ LP16
		[15:8]: LP15 ~ LP08
		[7:0]: LP07 ~ LP00





#### NAND Flash Redundant Area Register (SMRA)

Register	Address	R/W	Description	Reset Value
SMRA_0	0xB000_D0CC	R/W	NAND Flash Redundant Area Register	0xFFFF_FFF
 SMRA_15	 0xB000_D108			
			100 201	

31	30	29	28	27	26	25	24	
	RArea							
23	22	21	20	19	18	17	16	
	RArea							
15	14	13	12	11	10	9	8	
			RAr	ea		SE	20	
7	6	5	4	3	2	1	0	
	RArea							

Bits	Descriptions	
		Redundant Area This field keeps the 64 bytes data of redundant area for flash memory
		whose page size is 2K bytes.
[31:0]	RArea	For 512+16 byte/page models, only the 16 bytes redundant area is required. (i.e. Those 16 bytes redundant data must be programmed into SMRA_0, SMRA_1, SMRA_2 and SMRA_3.)
		For 2048+64 byte/page models, the redundant data is programmed into SMRA_0 to SMRA_15.
彩		
		Publication Release Date: Jun. 18, 2010
		321 Revision: A4



#### NAND Flash ECC Correction Address 0 (SMECCAD0)

Register	Address	R/W	Description	Reset Value
SMECCADO	0xB000_D10C	R	NAND Flash ECC Correction Address 0	0x0000_0000

31	30	29	28	27	26	25	24
F2_	STAT	Rese	erved	13	F2_A	DDR	
23	22	21	20	19	18	17	16
			F2_/	ADDR	~ (O	0n	
15	14	13	12	11	10	9	8
F1_	STAT	Rese	erved	F1_ADDR			
7	6	5	4	3	2	1	0
				ADDR		720	SI
							0

Bits	Descriptions	
[31:30]	F2_STAT	ECC Status of ECC-Field 2 This field contains the ECC correction status of ECC-field 2 (for page size
		<ul> <li>512+16B and 2048+64B).</li> <li>00 = No error.</li> <li>01 = Correctable error.</li> <li>10 = Uncorrectable error.</li> <li>11 = ECC Code error (for 1-bit code error only).</li> </ul>
		Error Location of Received Data (Field 2)
[27:16]	F2_ADDR	This field contains the error address result after ECC correct calculation. F2_ADDR[11:3] contains the byte address and F2_ADDR[2:0] contains the bit address of 256/512 bytes data.
No.	F1_STAT	ECC Status of ECC-Field 1
ma a		This field contains the ECC correction status of ECC-field 1 (for page size 512+16B and 2048+64B).
[15:14]		<ul> <li>00 = No error.</li> <li>01 = Correctable error.</li> <li>10 = Uncorrectable error.</li> <li>11 = ECC Code error (for 1-bit code error only).</li> </ul>
	F1_ADDR	Error Location of Received Data (Field 1)
[11:0]		This field contains the error address result after ECC correct calculation. F1_ADDR[11:3] contains the byte address and F1_ADDR[2:0] contains the bit address of 256/512 bytes data. For example, if F1_ADDR = 0x01E, the error bit will be located at byte 3, bit 6. Software can correct the data by inverting that bit.

**NOTE:** NAND Flash host provide 1-bit error correction and 2-bit error detection. If there are more than two data error bits, the status could be correctable or uncorrectable. And also, if there are two or more



code error bits, the status could be uncorrectable or ECC code error.





#### NAND Flash ECC Correction Address 1 (SMECCAD1)

Register	Address	R/W	Description	Reset Value
SMECCAD1	0xB000_D110	R	NAND Flash ECC Correction Address 1	0x0000_0000

31	30	29	28	27	26	25	24
F4_	STAT	Rese	erved	13	F4_A	DDR	
23	22	21	20	19	18	17	16
			F4_/	ADDR	" (Open	0n	
15	14	13	12	11	10	9	8
F3_	STAT	Rese	erved		F3_A	DDR	
7	6	5	4	3	2	1	0
			F3_ <i>F</i>	ADDR		120	5
						1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

Bits	Descriptions					
[31:30]	F4_STAT	ECC Status of ECC-Field 4 This field contains the ECC correction status of ECC-field 4 (for page size 2048+64B).				
		<ul> <li>00 = No error.</li> <li>01 = Correctable error.</li> <li>10 = Uncorrectable error.</li> <li>11 = ECC Code error (for 1-bit code error only).</li> </ul>				
		Error Location of Received Data (Field 4)				
[27:16]	F4_ADDR	This field contains the error address result after ECC correct calculation. F4_ADDR[11:3] contains the byte address and F4_ADDR[2:0] contains the bit address of 512 bytes data.				
		ECC Status of ECC-Field 3				
[15:14]	F3_STAT	<ul> <li>This field contains the ECC correction status of ECC-field 3 (for page size 2048+64B).</li> <li>00 = No error.</li> <li>01 = Correctable error.</li> <li>10 = Uncorrectable error.</li> <li>11 = ECC Code error (for 1-bit code error only).</li> </ul>				
	F3_ADDR	Error Location of Received Data (Field 3)				
[11:0]		This field contains the error address result after ECC correct calculation. F3_ADDR[11:3] contains the byte address and F3_ADDR[2:0] contains the bit address of 512 bytes data.				

**NOTE**: NAND Flash host provide 1-bit error correction and 2-bit error detection. If there are more than two data error bits, the status could be correctable or uncorrectable. And also, if there are two or more code error bits, the status could be uncorrectable or ECC code error.



Register Addre		ess R	R/W Description				Reset Value		
ECC4S	T 0xB000_	D114	R	ECC4 Corr	ection Status	20	C	)x0000_0000	
					×(), "				
31		29	)	28	27	26	25	24	
	Reserve				F4_ECNT	201.00		STAT	
23		21		20		18	17	16	
15	Reserve	a 13	•	12	F3_ECNT	10	<u> </u>	STAT 8	
15	Reserve			12	F2_ECNT	10	-	STAT	
7		5		4	3	2	1		
,	Reserve			•	F1_ECNT	-	-	STAT	
					<b>—</b>		0	02	
Bits	Descriptions								
		Error Co	ount	of ECC-Fiel	d 4		No.	26.60	
[28:26] <b>F4_ECN</b>	F4_ECN1	ECC4 core, it can correct up to 4 errors in a single field. Only when <b>F4_STAT</b> equals to 0x01, the value in this field is meaningful. The value could be 0x1 ~ 0x4; it means one error to four errors. The error address will be put at <b>ECC4F4A1</b> and <b>ECC4F4A2</b> .							
		ECC4 Status of ECC-Field 4							
		This field contains the ECC4 correction status of ECC-field 4 (for page size 2048+64B).							
[25:24]	F4_STAT	00 = No error.							
34		01 = Correctable error.							
2		10 = Uncorrectable error.							
2.0	S	Error Co	ount	of ECC-Fiel	d 3				
[20:18]	F3_ECNT	This field contains the error counts after ECC4 correct calculation. For ECC4 core, it can correct up to 4 errors in a single field. Only v <b>F3_STAT</b> equals to 0x01, the value in this field is meaningful. The v could be $0x1 \sim 0x4$ ; it means one error to four errors. The error address be put at <b>ECC4F3A1</b> and <b>ECC4F3A2</b> .					l. Only whe ul. The valu		
	Ch D	ECC4 Status of ECC-Field 3							
	Se .		This field contains the ECC4 correction status of ECC-field 3 (for page size 2048+64B).						
[17:16]	F3_STAT	00 = N	lo err	or.					
		01 = 0	Correc	table error.					
		1	YP	roctable err					



		Error Count of ECC-Field 2				
[12:10]	F2_ECNT	This field contains the error counts after ECC4 correct calculation. For this ECC4 core, it can correct up to 4 errors in a single field. Only when <b>F2_STAT</b> equals to 0x01, the value in this field is meaningful. The value could be $0x1 \sim 0x4$ ; it means one error to four errors. The error address will be put at <b>ECC4F2A1</b> and <b>ECC4F2A2</b> .				
		ECC4 Status of ECC-Field 2				
		This field contains the ECC4 correction status of ECC-field 2 (for page size 2048+64B).				
[9:8]	F2_STAT	00 = No error.				
		01 = Correctable error.				
		10 = Uncorrectable error.				
		Error Count of ECC-Field 1				
[4:2]	F1_ECNT	This field contains the error counts after ECC4 correct calculation. For this ECC4 core, it can correct up to 4 errors in a single field. Only when <b>F1_STAT</b> equals to 0x01, the value in this field is meaningful. The value could be $0x1 \sim 0x4$ ; it means one error to four errors. The error address will be put at <b>ECC4F1A1</b> and <b>ECC4F1A2</b> .				
		ECC4 Status of ECC-Field 1				
		This field contains the ECC4 correction status of ECC-field 1 (for page size 512+16B and 2048+64B).				
[1:0]	F1_STAT	00 = No error.				
		01 = Correctable error.				
34		10 = Uncorrectable error.				
No.						
		Publication Release Date: Jun. 18, 2010				



ECC4 Field 1 Error Address 1 (ECC4F1A1)

#### 32-BIT ARM926EJ-S BASED MCU

#### Register **Address** R/W Description **Reset Value** 0x0000 0000 ECC4F1A1 0xB000 D118 R ECC4 Field 1 Error Address 1 Reserved F1\_ADDR2 F1\_ADDR2 F1\_ADDR1 Reserved F1\_ADDR1

Bits	Descriptions	
		ECC4 Error Address 2 of ECC-Field 1
[24:16]	F1_ADDR2	This field contains a 9-bit ECC4 error address 2 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read the error data at ECC4F1D[15:8] for correcting this error.
		ECC4 Error Address 1 of ECC-Field 1
[8:0]	F1_ADDR1	This field contains a 9-bit ECC4 error address 1 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read the error data at ECC4F1D[7:0] for correcting this error.





#### ECC4 Field 1 Error Address 2 (ECC4F1A2) Register **Address** R/W Description **Reset Value** 0x0000 0000 ECC4F1A2 0xB000 D11C R ECC4 Field 1 Error Address 2 Reserved F1\_ADDR4 F1\_ADDR4 F1\_ADDR3 Reserved F1\_ADDR3

Bits	Descriptions	
		ECC4 Error Address 4 of ECC-Field 1
[24:16]	F1_ADDR4	This field contains a 9-bit ECC4 error address 4 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read the error data at ECC4F1D[31:24] for correcting this error.
		ECC4 Error Address 3 of ECC-Field 1
[8:0]	F1_ADDR3	This field contains a 9-bit ECC4 error address 3 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read the error data at ECC4F1D[23:16] for correcting this error.





#### ECC4 Field 1 Error Data (ECC4F1D)

Register	Address R/W		Description				Reset Value	
ECC4F1D	0xB000_D1	.20	R	ECC4 Field	1 Error Data			0x0000_0000
					XX	1 Ste		
31	30		29	28	27	26	25	24
				F1_C	DATA4	372	200	
23	22		21	20	19	18	17	16
				F1_C	DATA3	Sib	SCS.	
15	14	•	13	12	11	10	9	8
F1_DATA2								
7	6		5	4	3	2	1	0
				F1_C	DATA1		Ch	(A)
							ay	2 (0)

Bits	Descriptions	
		ECC4 Error Data 4 of ECC-Field 1
[31:24]	F1_DATA4	This field contains an 8-bit ECC4 error data 4 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F1_ADDR4</b> ; the result will be the correct data.
		ECC4 Error Data 3 of ECC-Field 1
[23:16]	F1_DATA3	This field contains an 8-bit ECC4 error data 3 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F1_ADDR3</b> ; the result will be the correct data.
		ECC4 Error Data 2 of ECC-Field 1
[15:8]	F1_DATA2	This field contains an 8-bit ECC4 error data 2 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F1_ADDR2</b> ; the result will be the correct data.
X	N. NO	ECC4 Error Data 1 of ECC-Field 1
[7:0]	F1_DATA1	This field contains an 8-bit ECC4 error data 1 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F1_ADDR1; the result will be the correct data.
		Publication Release Date: Jun. 18, 2010 329 Revision: A4



ECC4 Field 2 Error Address 1 (ECC4F2A1)

#### 32-BIT ARM926EJ-S BASED MCU

#### Register **Address** R/W Description **Reset Value** 0x0000 0000 ECC4F2A1 0xB000 D124 R ECC4 Field 2 Error Address 1 Reserved F2\_ADDR2 F2\_ADDR2 F2 ADDR1 Reserved F2\_ADDR1

Bits	Descriptions				
		ECC4 Error Address 2 of ECC-Field 2			
[24:16]	F2_ADDR2	This field contains a 9-bit ECC4 error address 2 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F2D[15:8] for correcting this error.			
		ECC4 Error Address 1 of ECC-Field 2			
[8:0]	F2_ADDR1	This field contains a 9-bit ECC4 error address 1 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F2D[7:0] for correcting this error.			





#### ECC4 Field 2 Error Address 2 (ECC4F2A2)

				Cilo Marin			
Register	Address	R/W	Description				<b>Reset Value</b>
ECC4F2A2	0xB000_D128 R		ECC4 Field 2 Error Address 2			0x0000_0000	
				XO	NY NY		
31	30	29	28	27	26	25	24
			Reserved	13	in si		F2_ADDR4
23	22	21	20	19	18	17	16

23	22	21	20	17	10	17	10
			F2_A	DDR4	× (Oper)	0n	
15	14	13	12	11	10	9	8
	Reserved						F2_ADDR3
7	6	5	4	3	2	1	0
			F2_A	DDR3		2200	18
							(/N

Bits	Descriptions				
		ECC4 Error Address 4 of ECC-Field 2			
[24:16] <b>F2_ADDR4</b>		This field contains a 9-bit ECC4 error address 4 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F2D[31:24] for correcting this error.			
[8:0]	F2_ADDR3	ECC4 Error Address 3 of ECC-Field 2 This field contains a 9-bit ECC4 error address 3 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F2D[23:16] for correcting this error.			





#### ECC4 Field 2 Error Data (ECC4F2D)

Register	Address R/W		Descriptio	Description			
ECC4F2D	0xB000_D1	.2C R	ECC4 Field	2 Error Data	AV.		0x0000_0000
					Nr. Co		
31	30	29	28	27	26	25	24
			F2_C	DATA4	627 1	200	
23	22	21	20	19	18	17	16
			F2_D	DATA3	Sib	SCA.	
15	14	13	12	11	10	9	8
			F2_C	DATA2		2. 7	
7	6	5	4	3	2	1	0
			F2_D	DATA1		10h	
							20

Bits	Descriptions	
		ECC4 Error Data 4 of ECC-Field 2
[31:24]	F2_DATA4	This field contains an 8-bit ECC4 error data 4 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F2_ADDR4</b> ; the result will be the correct data.
		ECC4 Error Data 3 of ECC-Field 2
[23:16]	F2_DATA3	This field contains an 8-bit ECC4 error data 3 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F2_ADDR3</b> ; the result will be the correct data.
No.		ECC4 Error Data 2 of ECC-Field 2
[15:8]	F2_DATA2	This field contains an 8-bit ECC4 error data 2 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F2_ADDR2</b> ; the result will be the correct data.
N N	a solution	ECC4 Error Data 1 of ECC-Field 2
[7:0]	F2_DATA1	This field contains an 8-bit ECC4 error data 1 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F2_ADDR1</b> ; the result will be the correct data.
	S La	
		Publication Release Date: Jun. 18, 2010 332 Revision: A4



ECC4 Field 3 Error Address 1 (ECC4F3A1)

#### 32-BIT ARM926EJ-S BASED MCU

#### Register **Address** R/W Description **Reset Value** 0x0000 0000 ECC4F3A1 0xB000 D130 R ECC4 Field 3 Error Address 1 Reserved F3\_ADDR2 F3\_ADDR2 F3\_ADDR1 Reserved F3\_ADDR1

Bits	Descriptions	
		ECC4 Error Address 2 of ECC-Field 3
[24:16]	F3_ADDR2	This field contains a 9-bit ECC4 error address 2 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F3D[15:8] for correcting this error.
		ECC4 Error Address 1 of ECC-Field 3
[8:0]	F3_ADDR1	This field contains a 9-bit ECC4 error address 1 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F3D[7:0] for correcting this error.





Register	Address	R/W	Descriptio	Description					
ECC4F3A2	0xB000_D134	R	ECC4 Field	ECC4 Field 3 Error Address 2					
	Star Elli								
31	30	29	28	27	26	25	24		
			Reserved		Con V	2)~	F3_ADDR4		
23	22	21	20	19	18	17	16		
			F3_A	DDR4	80	~ M			
15	14	13	12	11	10	9	8		
	Reserved						F3_ADDR3		
7	6	5	4	3	2	1	0		
	F3_ADDR3								

#### ECC4 Field 3 Error Address 2 (ECC4F3A2)

Bits	Descriptions	
		ECC4 Error Address 4 of ECC-Field 3
[24:16]	F3_ADDR4	This field contains a 9-bit ECC4 error address 4 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F3D[31:24] for correcting this error.
[8:0]	F3_ADDR3	ECC4 Error Address 3 of ECC-Field 3 This field contains a 9-bit ECC4 error address 3 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F3D[23:16] for correcting this error.



#### ECC4 Field 3 Error Data (ECC4F3D)

Register	Address	R/W	Descriptio	n			Reset Value
ECC4F3D	0xB000_D1	38 R	ECC4 Field	ECC4 Field 3 Error Data			
					S Ste		
31	30	29	28	27	26	25	24
			F3_D	DATA4	372	200	
23	22	21	20	19	18	17	16
			F3_C	DATA3	Sib	SCS.	
15	14	13	12	11	10	9	8
			F3_D	DATA2	1	22 7	2
7	6	5	4	3	2	1	0
			F3_D	DATA1		10h	

Bits	Descriptions	
		ECC4 Error Data 4 of ECC-Field 3
[31:24]	F3_DATA4	This field contains an 8-bit ECC4 error data 4 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F3_ADDR4</b> ; the result will be the correct data.
		ECC4 Error Data 3 of ECC-Field 3
[23:16]	F3_DATA3	This field contains an 8-bit ECC4 error data 3 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F3_ADDR3</b> ; the result will be the correct data.
180		ECC4 Error Data 2 of ECC-Field 3
[15:8]	F3_DATA2	This field contains an 8-bit ECC4 error data 2 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F3_ADDR2</b> ; the result will be the correct data.
X	at it	ECC4 Error Data 1 of ECC-Field 3
[7:0]	F3_DATA1	This field contains an 8-bit ECC4 error data 1 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F3_ADDR1</b> ; the result will be the correct data.
	~ La	
		Publication Release Date: Jun. 18, 2010 335 Revision: A4



ECC4 Field 4 Error Address 1 (ECC4F4A1)

#### 32-BIT ARM926EJ-S BASED MCU

#### Register **Address** R/W Description **Reset Value** 0xB000\_D13C ECC4F4A1 R ECC4 Field 4 Error Address 1 0x0000 0000 Reserved F4\_ADDR2 F4\_ADDR2 F4\_ADDR1 Reserved F4\_ADDR1

Bits	Descriptions	
		ECC4 Error Address 2 of ECC-Field 4
[24:16]	F4_ADDR2	This field contains a 9-bit ECC4 error address 2 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F4D[15:8] for correcting this error.
		ECC4 Error Address 1 of ECC-Field 4
[8:0]	F4_ADDR1	This field contains a 9-bit ECC4 error address 1 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F4D[7:0] for correcting this error.





Register	Address	R/W	Description	Description					
ECC4F4A2	0xB000_D140	R	ECC4 Field	ECC4 Field 4 Error Address 2					
	192 697								
31	30	29	28	27	26	25	24		
			Reserved		" (la "	2)~	F4_ADDR4		
23	22	21	20	19	18	17	16		
			F4_A	DDR4	80	~n			
15	14	13	12	11	10	9	8		
	Reserved					Sh	F4_ADDR3		
7	6	5	4	3	2	1	0		
	F4 ADDR3								

#### ECC4 Field 4 Error Address 2 (ECC4F4A2)

Bits	Descriptions	
		ECC4 Error Address 4 of ECC-Field 4
[24:16]	F4_ADDR4	This field contains a 9-bit ECC4 error address 4 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F4D[31:24] for correcting this error.
		ECC4 Error Address 3 of ECC-Field 4
[8:0]	F4_ADDR3	This field contains a 9-bit ECC4 error address 3 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F4D[23:16] for correcting this error.



#### ECC4 Field 4 Error Data (ECC4F4D)

Register	Address	R/W	Descriptio	Description				
ECC4F4D	0xB000_D1	44 R	ECC4 Field	ECC4 Field 4 Error Data				
31	30	29	28	27	26	25	24	
			F4_C	DATA4	572 1	200		
23	22	21	20	19	18	17	16	
			F4_C	DATA3	Sib	SCS.		
15	14	13	12	11	10	9	8	
	F4_DATA2							
7	6	5	4	3	2	1	0	
			F4_D	DATA1		10h		

4_DATA4 4_DATA3	<ul> <li>ECC4 Error Data 4 of ECC-Field 4         This field contains an 8-bit ECC4 error data 4 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F4_ADDR4; the result will be the correct data.     </li> <li>ECC4 Error Data 3 of ECC-Field 4         This field contains an 8-bit ECC4 error data 3 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read out the error data     </li> </ul>
_	<ul> <li>2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F4_ADDR4; the result will be the correct data.</li> <li>ECC4 Error Data 3 of ECC-Field 4 This field contains an 8-bit ECC4 error data 3 of ECC-field 4 (for page size</li> </ul>
4_DATA3	This field contains an 8-bit ECC4 error data 3 of ECC-field 4 (for page size
4_DATA3	
	in this field and doing bitwise XOR with received data locating at address <b>F4_ADDR3</b> ; the result will be the correct data.
	ECC4 Error Data 2 of ECC-Field 4
4_DATA2	This field contains an 8-bit ECC4 error data 2 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F4_ADDR2</b> ; the result will be the correct data.
× 32	ECC4 Error Data 1 of ECC-Field 4
4_DATA1	This field contains an 8-bit ECC4 error data 1 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address <b>F4_ADDR1</b> ; the result will be the correct data.
200	Publication Release Date: Jun. 18, 2010 338 Revision: A4

## 32-BIT ARM926EJ-S BASED MCU

# 7.11 LCD Display Interface Controller (LCM)

The main purpose of Display Controller is used to display the image data to LCD device or connect with external TV-encoder. The input data format of the display controller can be packet YUV422, packet RGB444, packet RGB565, packet RGB666, and packet RGB888. The OSD (On Screen Display) function supports packet YUV422 and 8/16/24-bit direct-color mode. The LCD controller supports both sync-type and MPU-type LCM module. This LCD Controller is a bus master and can transfer display data from system memory (SDRAM) without CPU intervention.

#### Features

- Input data format
  - ♦ YUV422, YUV444
  - RGB444, RGB565, RGB666, RGB888
- Output format
  - ♦ YUV422, YUV444
  - ◆ RGB444, RGB565, RGB666, RGB888
- Display size: Maximum size 1024x600
- Image resize
  - Horizontal up-scaling 1~8X in fractional steps
  - Vertical up-scaling 1~8X in fractional steps
- Convert RGB565, RGB888, YUV422 display data to RGB444, RGB565, RGB666, RGB888
- Convert full range YUV to CCIR601
- Windowing support for three OSD graphic or text overlay
- Support CCIR-656 (with header), CCIR-601(with hsync and vsync ) 8/16-bit YUV data output format to connect with external TV encoder
- Support both sync-type and MPU-type LCM (with v-sync or not)
- Support the 8/9/16/18/24-bit data output to connect with 80/68 series MPU type LCM module
- Convert YUV422, YUV444, RGB565, RGB888, YUV444, display data to RGB444, RGB565, RGB666, RGB888, YUV422, YUV444

The LCD Controller includes the following main functions :

- Image post-processing
- Display & overlay control
- Image output control
- Hardware cursor control



## 7.11.1 LCD Controller Function Description

#### 7.11.1.1 VPOST Processor

The Display Engine is used to scale-up the image for display. The image can be arbitrarily up-scaled to full-screen size in horizontal and vertical direction by programming the scaling-factor registers *VA\_SCALE*. Similarly, the OSD function also supports up-scaling in horizontal and vertical direction. But it only supports 2X and 4X up-scaling.

#### 7.11.1.2 Display & Overlay Control

The Display Control unit includes timing controller and overlay controller. The timing controller generates the required horizontal and vertical timing for display device. The display timing is defined in the control registers, *CRTC\_SIZE~CRTC\_VR* and *OSD\_WINS~OSD\_WINE*. The following figure specifies the registers definition.

#### 7.11.1.3 Digital Display Output Control

Various digital image output modes are supported:

- (1) 8-bit/16-bit YUV output for external TV-encoder;
- (2) 8-bit RGB output for sync-based TFT-LCD device;
- (3) 8-bit/16-bit/18-bit RGB output for high-color sync-based TFT-LCD device;
- (4) 8-bit/9-bit/16-bit/18-bit RGB output for MPU-interfaced LCD device.

The display device is defined in register *DEVICE\_CTRL*[DEVICE]. The data bus 8-bit/16-bit or 9-bit/18-bit is selected by *DEVICE\_CTRL*[DBWORD]. For the MPU-interfaced LCD, 68-series and 80-series MPU interface are supported. The display color formats can be 4096 (RGB444), 65536 (RGB565), and 262144 (RGB666) colors both in 8-bit and 16-bit or 9-bit and 18-bit data bus modes. The related control signals for MPU-interfaced LCD are defined in register *DEVICE\_CTRL*. In addition, the image source color format can be YUV or RGB by setting register *DCCS*[VA\_SRC].

#### 7.11.1.4 Display Pin Assignment

Pad name	VD [23:0]	HSYNC	VSYNC	VDEN	VICLK	VOCLK
Sync mode	LCD data bus(O)	HSYNC(O)	VSYNC(0)	Data enable(O)	Clock in (I)	Clock out (O)
MPU80 🖉	LCD data bus(I/O)	Write (WR) (O)	Read (RD) (O)	MPU-LCD (RS) (O)	Non used	Chip select(CS) (O)
MPU80+VSync	LCD data bus(I/O)	Write (WR) (O)	Read (RD) (O)	MPU-LCD (RS) (O)	Vsync (O)	Chip select(CS) (O)
MPU80+FMARK	LCD data bus(I/O)	Write (WR) (O)	Read (RD) (O)	MPU-LCD (RS) (O)	FMARK (I)	Chip select(CS) (O)
MPU68	LCD data bus(I/O)	Read/Write (RW) (O)	Enable (EN) (O)	MPU-LCD (RS) (O)	Non used	Chip select(CS) (O)
MPU68+VSync	LCD data bus(I/O)	Read/Write (RW) (O)	Enable (EN) (O)	MPU-LCD (RS) (O)	Vsync (O)	Chip select(CS) (O)



## 32-BIT ARM926EJ-S BASED MCU

# 7.11.2 LCD Controller Register Map

Control and Status Registers				
Register	Offset	R/W	Description	Reset Value
$(LCM\_BA = 0xBC$	000_8000 )		AN AN	
DCCS	0xB000_8000	R/W	Display Controller Control/Status Register	0x0000_0000
DEVICE_CTRL	0xB000_8004	R/W	Display Output Device Control Register	0x0000_00E0
MPULCD_CMD	0xB000_8008	R/W	MPU-Interface LCD Write Command	0x0000_0000
INT_CS	0xB000_800C	R/W	Interrupt Control/Status Register	0x0000_0000
CRTC_SIZE	0xB000_8010	R/W	CRTC Display Size Control Register	0x0000_0000
CRTC_DEND	0xB000_8014	R/W	CRTC Display Enable End	0x0000_0000
CRTC_HR	0xB000_8018	R/W	CRTC Internal Horizontal Retrace Control Register	0x0000_0000
CRTC_HSYNC	0xB000_801C	R/W	CRTC Horizontal Sync Control Register	0x0000_0000
CRTC_VR	0xB000_8020	R/W	CRTC Internal Vertical Retrace Control Reg.	0x0000_0000
VA_BADDR0	0xB000_8024	R/W	Image Stream Frame Buffer-0 Starting Address.	0x0000_0000
VA_BADDR1	0xB000_8028	R/W	Image Stream Frame Buffer-1 Starting Address.	0x0000_0000
VA_FBCTRL	0xB000_802C	R/W	Image Stream Frame Buffer Control Register	0x0000_0000
VA_SCALE	0xB000_8030	R/W	Image Stream Scaling Control Register	0x0000_0000
VA_WIN	0xB000_8038	R/W	Image Stream Active Window Coordinates	0x0001_07FF
VA_STUFF	0xB000_803C	R/W	Image Stream Stuff Pixel	0x0000_0000
OSD_WINS	0xB000_8040	R/W	OSD Window Starting Coordinates	0x0000_0000
OSD_WINE	0xB000_8044	R/W	OSD Window Ending Coordinates	0x0000_0000
OSD_BADDR	0xB000_8048	R/W	OSD Stream Frame Buffer Starting Address	0x0000_0000
OSD_FBCTRL	0xB000_804C	R/W	OSD Stream Frame Buffer Control Register	0x0000_0000
OSD_OVERLAY	0xB000_8050	R/W	OSD Overlay Control Register	0x0000_0000
OSD_CKEY	0xB000_8054	R/W	OSD Overlay Color-Key Pattern Register	0x0000_0000
OSD_CMASK	0xB000_8058	R/W	OSD Overlay Color-Key Mask Register	0x0000_0000
OSD_SKIP1	0xB000_805C	R/W	OSD Window Skip1 Register	0x0000_0000
OSD_SKIP2	0xB000_8060	R/W	OSD Window Skip2 Register	0x0000_0000

			The second se	
OSD_SCALE	0xB000_8064	R/W	OSD horizontal up scaling control register	0x0000_0000
MPU_VSYNC	0xB000_8068	R/W	MPU Vsync control register	0x0000_0000
HC_CTRL	0xB000_806C	R/W	Hardware cursor control Register	0x0000_0000
HC_POS	0xB000_8070	R/W	Hardware cursor tip point position on va picture	0x0000_0000
HC_WBCTRL	0xB000_8074	R/W	Hardware Cursor Window Buffer Control Register	0x0000_0000
HC_BADDR	0xB000_8078	R/W	Hardware cursor memory base address register	0x0000_0000
HC_COLORO	0xB000_807C	R/W	Hardware cursor color ram register mapped to $bpp = 0$	0x0000_0000
HC_COLOR1	0xB000_8080	R/W	Hardware cursor color ram register mapped to bpp = 1	0x0000_0000
HC_COLOR2	0xB000_8084	R/W	Hardware cursor color ram register mapped to bpp = $2$	0x0000_0000
HC_COLOR3	0xB000_8088	R/W	Hardware cursor color ram register mapped to bpp = 3	0x0000_0000





00

# 7.11.3 LCD Controller Register

#### Display Controller Control/Status Register (DCCS)

The register includes Display-Output-Control, Stream-Control and Display-Image-Source-Format-Control registers.

Register	Address	R/W	Description	Reset Value
DCCS	0xB000_8000	R/W	Display Controller Control and Status Register	0x0000_0000

31	30	29	28	27	26	25	24
Res	erved	LACE_F	VSYNC	НАСТ	VACT	DISP_ON	Reserved
23	22	21	20	19	18	17	16
	Reserved				HUP	OSD_VUP	0
15	14	13	12	11	10	9	8
ITU_EN OSD_SRC				Reserved		VA_SRC	B
7	6	5	4	3	2	1	0
SINGLE	FIELD_INTR	CMD_ON	DISP_INT_EN	DISP_OUT_EN	OSD_EN	VA_EN	ENG_RST

Bits	Descriptions	
[29]	LACE_F	Interlace Mode Display Field Status (Read-Only) 0 = Current displayed field is even field 1 = Current displayed field is odd field
[28]	VSYNC	Internal Vertical Sync Status (Read Only) When <i>DEVICE_CTRL</i> [V_POL] = 1 (high active) 0 = Display operation is not within vertical sync period 1 = Display operation is within vertical sync period When <i>DEVICE_CTRL</i> [V_POL] = 0 (low active) 0 = Display operation is within vertical sync period 1 = Display operation is not within vertical sync period
[27]	НАСТ	<b>Display Horizontal Line (Read Only)</b> 0 = Display Controller is not operating for horizontal line display 1 = Display Controller is operating for horizontal line display
[26]	VACT	Display Image Frame (Read Only) 0 = Display Controller is not operating for Image frame display 1 = Display Controller is operating for Image frame display
[25]	DISP_ON	Display Controller Active (Read Only) 0 = Display Controller is active 1 = Display Controller is off
		1 = Display Controller is off         Publication Release Date: Jun. 18, 201         344         Revision: A



[19:18]	18]       OSD_HUP       OSD_Stream Horizontal Up-Scaling         00 = Original       01 = 2X         10 = Reserved       11 = Reserved         11 = Reserved       11 = Reserved			
[17:16]	OSD_VUP	OSD Stream Vertical Up-scaling 00 = 1X 01 = 2X 10 = 4X 11 = Reserved		
[15]	ITU_EN	ITU656 format header encode: when DEVICE_CTRL[DEVICE] = 000 and DEVICE_CTRL[DBWORD] = 0 0 = Disable 1 = Enable		
[14:12]	OSD_SRC	OSD Stream Source Color Format 000 = YUV422 001 = YCBCR422 010 = RGB888 011 = RGB666 100 = RGB565 101 = RGB444 Low: {4'h0,R,G,B} 111 = RGB444 High: {R,G,B,4'h0} 110 = RGB332		
[10:8]	VA_SRC	Image Stream Source Color Format 000 = YUV422 001 = YCBCR422 010 = RGB888 011 = RGB666 100 = RGB565 101 = RGB444 Low: {4'h0,R,G,B} 111 = RGB444 High: {R,G,B,4'h0} 110 = Reserved		
[7]	SINGLE	<ul> <li>Display Single Frame Mode</li> <li>0 = Display continuous Image frame</li> <li>1 = Display single picture frame, the Display Controller will stop operating after finishing display one frame.</li> </ul>		
[6]	FIELD_INTR	<ul> <li>Interrupt Mode Control</li> <li>0 = Interrupt signal responses at each frame display complete</li> <li>1 = Interrupt signal responses at each field display complete</li> <li>Note: The setting for this is only meaningful when the display mode is operated at interlaced mode.</li> </ul>		
[5]	CMD_ON	Command Mode 0 = Normal Image display mode		



		1 = Turn-on command mode for sending LCD command or parameter data	
[4]	DISP_INT_EN	Display controller interrupt output enable 0 = Disable 1 = Enable	
[3]	DISP_OUT_E N	<ul> <li>Display-relative Output Pins Tri-state Mode</li> <li>0 = Output disabled, output pins in tri-state mode (default)</li> <li>1 = Display output enable, normal mode</li> </ul>	
[2]	OSD_EN	OSD Data Fetch Control 0 = Disable 1 = Enable	
[1]	VA_EN	LCD_EN 0 = Disable 1 = Enable	
[0]	ENG_RST	<ul> <li>Display Engine Reset (except Display Control Registers)</li> <li>0: Disable, normal operation</li> <li>1: Reset the Display Engine, but the value of the display control registers keep no change</li> </ul>	



#### Display Device Control Register (DEVICE\_CTRL)

The type of external output device is controlled by this register.

Register	Address	R/W	Description	Reset Value
DEVICE_CTR L	0xB000_8004	R/W	Display Controller Control and Status Register	0x0000_00E0

						A	
31	30	29	28	27	26	25	24
CMD_LO W	CM16t18	CMD16	DE_POL	MCU68	DBWORD	RGB_	SCALE
23	22	21	20	19	18	17	16
LACE	VR_LACE	V_POL	H_POL	FAL_D	LCD_ODD	SEL_ODD	YUV2CCI R
15	14	13	12	11	10	9	8
	LCD_DDA						
7	6	5	4	3	2	1	0
DEVICE			RGB_	SHIFT	SWAP	_YCbCr	Reserved

Bits	Descriptions	
[31]	CMD_LOW	<b>Command Low</b> 0 = Output pin RS = 1: command data, 0: display/parameter data 1 = Output pin RS = 0: command data, 1: display/parameter data
[30]	CM16t18	Command Mapping From 16-bit to 18-bit or 8-bit to 9-bit data bus Used for 18-bit/9-bit RGB666 MPU-Interfaced LCD device mode. 0 = For 18-bit data bus mode, Data[17:0] = {Command[15:8], 1'b0, Command[7:0], 1'b0}; For 9-bit data bus mode, Data[8:0] = {Command[7:0], 1'b0}; 1 = For 18-bit data bus mode, Data[17:0] = {2'b00, Command[15:0]}; For 9-bit data bus mode, Data[8:0] = {1'b0, Command[7:0]};
[29]	CMD16	Command Data 16-bit Mode 0 = The command data is 8-bit 1 = The command data is 16-bit Note: The 16-bit command mode is only valid when DEVICE_CTRL[DBWORD] is active.
[28]	DE_POL/ IM_262K (Share bit)	Active Polarity of Display Output Enable for Sync-Type LCM 0 = Active high 1 = Active low Interface Mode Selection for 262K MPU-Interface LCM



		0 = 9/18 bit data bus
		1 = 8/16 bit data bus
[27]	MPU68	MPU Interface Selection 0 = 80-series MPU interface 1 = 68-series MPU interface
[26]	DBWORD	<pre>Digital LCD Data Bus Width Selection (Data bus width is equal to WORD length): 0 = bus width is equal to half-word, two bus transactions are required for single pixel 1 = bus width is equal to word, one bus transaction is required for single pixel For YUV422 output mode: 0 = Data bus is 8-bits 1 = Data bus is 16-bits For 256/4096/65536 colors mode: 0 = Data bus is 8-bits 1 = Data bus is 16-bits For 262144 colors mode: 0 = Data bus is 8/9-bits 1 = Data bus is 16/18-bits For 1677721 colors mode: 0 = Data bus is 8-bits - 3 cycles per pixel at DEVICE[SWAP_YCbCr[1]] = 0 4 cycles per pixel at DEVICE[SWAP_YCbCr[1]] = 1 1 = Data bus is 24-bits - 1 cycles per pixel</pre>
[25:24]	RGB_SCALE	<b>RGB Color Type</b> 00 = 4096 colors mode 01 = 65536 colors mode 10 = 262144 colors mode 11 = 16777216 colors mode
[23]	LACE	Display Data Output Mode 0 = Non-interlace 1 = Interlace
[22]	VR_LACE	Sync (Horizontal and Vertical Sync) Interlace 0 = Non-interlace 1 = Interlace
[21]	V_POL	V_POL (Vertical Polarity) 0 = Low Active 1 = High Active
[20]	H_POL	H_POL (Horizontal Polarity) 0 = Low Active



		1 = High Active			
[19]	FAL_D	FAL_D       0 = Falling Latch Out       1 = Rising Latch Out			
[18:17]	[LCD_ODD : SEL_ODD]	Control LCD Line Data Out 00 = First line data is RGB, second line data is GBR 01 = First line data is BGR, second line data is RBG 10 = First line data is GBR, second line data is RGB 11 = First line data is RBG, second line data is BGR			
[16]	YUV2CCIR	<b>YUV2CCIR Setting</b> 1 = Convert full range YUV to CCIR601 0 = No operation			
[15:8]	LCD_DDA	Generate LCD Clock Frequency for TFT-LCD Panel Note: Only for <i>DEBICE_CTRL</i> [DEVICE] "100" and "110" Set LCD_DDA = 0 will disable DDA operation.			
[7:5]	DEVICE	<pre>DEVICE Setting 000 = Packed YUV422 001 = Packed YUV444 100 = Sync-based TFT-LCD (UNIPAC) 101 = Sync-based TFT-LCD (SEIKO EPSON) 110 = Sync-based High-color TFT-LCD (RGB565/RGB666/RGB888) 111 = MPU-Interfaced LCD (RGB332/RGB444/RGB565/RGB666)(default) Notes: 1. Device "000" is supported both in 8-bit and 16-bit data bus. 2. Device "110" is supported both in 16-bit and 18-bit. The 16-bit and 18-bit data bus is selected by DEVICE_CTRL[RGB_SCALE]. 3. Device "111" is supported in 8-bit, 9-bit, 16-bit, and 18-bit data bus. 4. The 8-bit/16-bit or 9-bit/18-bit data bus is selected by the combination of DEVICE_CTRL[DBWORD], DEVICE_CTRL[RGB_SCALE] and DEVICE_CTRL[DE_POL]</pre>			
[4:3]	RGB_SHIFT/ DM_262K (Share bit)	RGB Data Output Shift for Sync-type LCD Panel         When DEBICE_CTRL[DEVICE] = 100, 101         00 = Not Shift         01 = Shift One Cycle         10 = Shift 2 Cycle         11 = Not Defined         RGB Data Output Arrangement for 262K MPU-Interface LCM         When DEBICE_CTRL[DEVICE] = 111, and 16-bit data bus mode (*denote don't care bit)         00 = RRRRRGGGGGGBBBB, ********BB         01 = ********RR, RRRGGGGGGBBBBB			

		212				
		10 = RRRRR**GGGGGGG**, ******BBBBBBB**				
		11 = RRRRR**GGGGGGG**, BBBBBB********				
		When <i>DEBICE_CTRL</i> [DEVICE] = 111, and 8-bit data bus mode *0 = RRRRR**, GGGGGG**, BBBBBB**				
		*1 = RRRRRGG, GGGGBBBB, *****BB				
		ITU656 format select When DEVICE_CTRL[DEVICE] = 000, DCCS[ITU_EN]==1 and 8-bit data bus mode				
		01 = NTSC				
		10 = PAL				
[2:1]	SWAP_YcbCr (share_bit	YUV Data Output Swap (for Packed YUV mode) When DEVICE_CTRL[DEVICE] = 000 00 = UYVY				
[2:1]	DEVICE_CTRL[DEV	01 = YUYV				
	ICE] = 000 <b>)</b>	10 = VYUY				
		11 = YVYU				
[2]	SWAP_YcbCr[1]( share_bit DEVICE_CTRL[DEV ICE] = 100)	Delay control: make the cycle of reading data from FIFO to be delay one cycles per two pixel so the output rate is 1.5 cycles per pixel .When DEVICE_CTRL[DEVICE] = 100, 8-bit data bus , DEVICE_CTRL [SWAP_YcbCr[0]] = 0, and DEVICE [DBWORD ]= 1(Pixel data read from FIFO is 1 cycle per pixel), => Unipac sub-sampling one component from each RGB pixel 0 = 1/3 sub-sampling, per pixel is sub-sampling a component Seq: R0G1B2,R3G4B5, output 1 cycles per pixel For 960x240 panel, (source are expand from 320x240 to 960x240) 1= 1/2 sub-sampling, even pixel is sub-sampled two components and odd pixel is sub-sampled one components Seq: R0G0B1,R2G3B3,R4G4B5 output 1.5 cycles per pixel For 480x240 (source is 320x240)				
	10.44 S	Read cycles per pixel control: When DEVICE_CTRL[DEVICE] = 100, 8-bit data bus, <b>DEVICE[DBWORD]</b> = 0, and <b>DEVICE_CTRL</b>				
[1]	SWAP_YcbCr[0]( share_bit DEVICE_CTRL[DEV ICE] = 100)	[SWAP_YcbCr[1]]=0, 0 = Pixel data read from FIFO is 2 cycles per pixel, Seq: R0G0B1,R1G2B2,R3G3B,4R4 2 cycles per pixel For 640 x240 panel (source 320x240) 1= Pixel data read from FIFO is 3 cycles per pixel, Seq: R0G0B0,R1G1B1,R2G2B2,R3G3B3 3 cycles per pixel For 960x240 panel, (source is 320x240)				



	(share_bit DEVICE_CTRL[DE VICE] = 110)	When DEVICE_CTRL[DEVICE] = 110, 8-bit data bus & <b>16M-color</b> <b>mode</b> , <b>DEVICE</b> [ <b>DBWORD</b> ] = <b>0</b> , <b>SWAP_YCbCr</b> [ <b>0</b> ] = <b>x</b> 0 = RGB - output 8bit data in the sequence of "R0G0B0R1G1B1", 3 cycles per pixel 1 = RGBX- output 8bit data in the sequence of "R0G0B0XR1G1B1X", 4 cycles per pixel
[1]	SWAP_YCbCr[0] (share_bit DEVICE_CTRL[DE VICE] = 110)	RGB Data Output Swap (for 65536-color LCD & 262144-color LCD) When <b>DEVICE_CTRL[DEVICE]</b> = <b>110</b> , 8-bit data bus & 65536-color, 9- bit data bus & 256K-color mode and <b>SWAP_YCbCr[1]</b> = <b>0</b> 0 = the high-byte of 16-bit RGB565 pixel data is output first, the low- byte data is output secondly; the msb 9-bit of 18-bit RGB666 pixel data is output first, the LSB 9-bit data is output secondly 1 = the low-byte of 16-bit RGB565 pixel data is output first, the low-byte data is output secondly; the LSB 9-bit of 18-bit RGB666 pixel data is output first, the msb 9-bit data is output secondly;
[2]	SWAP_YCbCr[1] (share_bit DEVICE_CTRL[DE VICE] = 111)	RGB Data Output Swap (for MPU-interfaced LCD) When <b>DEVICE_CTRL[DEVICE] = 111</b> , 16-bit data bus & 4096-color mode 0 = Data format of DDATA[15:0] is {R,G,B,4'h0} in 4096-color mode 1 = Data format of DDATA[15:0] is {4'h0,R,G,B} in 4096-color mode
[1]	SWAP_YCbCr[0] (share_bit DEVICE_CTRL[DE VICE] = 111)	RGB Data Output Swap (for 65536-color LCD & 262144-color LCD) When <b>DEVICE_CTRL[DEVICE] = 111</b> , 8-bit data bus & 65536-color, 9- bit data bus & 256K-color mode 0 = the high-byte of 16-bit RGB565 pixel data is output first, the low- byte data is output secondly; the msb 9-bit of 18-bit RGB666 pixel data is output first, the LSB 9-bit data is output secondly 1 = the low-byte of 16-bit RGB565 pixel data is output first, the low-byte data is output secondly; the LSB 9-bit of 18-bit RGB666 pixel data is output first, the secondly the LSB 9-bit of 18-bit RGB666 pixel data is output first, the msb 9-bit data is output secondly

#### Data bus arrangement for different pixel and bus for MPU-Interface LCM

Gray Scale Selection (RGB_SCALE)	Bus Interface Mode (DBWORD, IM_262K)	SWAP_YCbCr	Data Mode for 262K panels (DM_262K)	Data bus arrangement ("*" denote don't care bit )	Note
12 bits/pixel (00)	8 bits	**	**	RRRRGGGG BBBBRRRR GGGGBBBB	3xfer/2pixels
	16 bits	0*	**	RRRRGGGGBBBB****	1xfer/1pixel
	16 bits	1*	**	* * * * RRRRGGGBBBB	1xfer/1pixel
16 bits/pixel (01)	8 bits	*0	**	RRRRRGGG GGGBBBBB	2xfer/1pixel
	8 bits	*1	**	GGGBBBBB RRRRRGGG	2xfer/1pixel

	16 bits	**	**	RRRRRGGGGGGBBBBB	1xfer/1pixel
18 bits/pixel (10)	8 bits	**	*0	RRRRRR** GGGGGGG** BBBBBB**	3xfer/1pixel
		**	*1	RRRRRGG GGGGBBBB *****BB	3xfer/1pixel
	9 bits	*0	**	RRRRRRGGG GGGBBBBBB	2xfer/1pixel
	9 bits	*1	**	GGGBBBBBB RRRRRGGG	2xfer/1pixel
	16 bits	**	00	RRRRRRGGGGGGBBBB ***********BB	2xfer/1pixel
		**	01	***************RR RRRRGGGGGGBBBBBBB	2xfer/1pixel
		**	10	RRRRRR**GGGGGG** *****BBBBBB**	2xfer/1pixel
		**	11	RRRRRR**GGGGGG** BBBBBB********	2xfer/1pixel
	18 bits		**	RRRRRRGGGGGGBBBBB B	1xfer/1pixel



Data bus arrangement for different pixel for Unipac - Interface LCM at 16 M colors and 8bits data bus

data b	Jus			7/21 6000		
Gray Scale Selection	Bus Interface Mode (DBWORD)	SWAP_YCbCr	Control LCD Line Data Out [LCD_ODD : SEL_ODD]	Data bus arrangement ("*" denote don't care bit ) First line(odd line)	Data bus arrangement ("*" denote don't care bit ) second line(even line)	Note
24 bits/pixel	1	00	00	RRRRRRRR (pixel 0) GGGGGGGGG (pixel 1) BBBBBBBB2 (pixel 2)	GGGGGGGGG (pixel 0) BBBBBBBBB1 (pixel 1) RRRRRRR2 (pixel 2)	1xfer/ 1pixel
	1	00	01	BBBBBBBBB (pixel 0) GGGGGGGGG1 (pixel 1) RRRRRRR2 (pixel 2)	RRRRRRRR (pixel 0) BBBBBBBBB1 (pixel 1) GGGGGGGGG2 (pixel 2)	1xfer/ 1pixel
	1	00	10	GGGGGGGGGG (pixel 0) BBBBBBBBB1 (pixel 1) RRRRRRR2 (pixel 2)	RRRRRRRRO (pixel 0) GGGGGGGGGG1 (pixel 1) BBBBBBBBB2 (pixel 2)	1xfer/ 1pixel
	1	00	11	RRRRRRRRO (pixel 0) BBBBBBBBB1 (pixel 1) GGGGGGGGG2 (pixel 2)	BBBBBBBBB0 (pixel 0) GGGGGGGGGG1 (pixel 1) RRRRRRRR2 (pixel 2)	1xfer/ 1pixel
	1	10	00	RRRRRRRRO (pixel 0) GGGGGGGGGO (pixel 0) BBBBBBBBB1 (pixel 2)	GGGGGGGGGG (pixel 0) BBBBBBBBB0 (pixel 0) RRRRRRR1 (pixel 1)	1.5xfer / 1pixel
			01	BBBBBBBBB (pixel 0) GGGGGGGGG (pixel 0) RRRRRRR1 (pixel 1) BBBBBBBB2 (pixel 2) GGGGGGGGG2 (pixel 2) RRRRRRR3 (pixel	RRRRRRRR (pixel 0) BBBBBBBB0 (pixel 0) GGGGGGGGG1 (pixel 1) RRRRRRR2 (pixel 2) BBBBBBBB2 (pixel 2) GGGGGGGGGG3 (pixel 3)	1.5xfer / 1pixel



	1		2)		
1	10	10	3) GGGGGGGGGG (pixel	RRRRRRRR (pixel	1.5xfer /
			0) BBBBBBBBB0 (pixel	0) GGGGGGGGG (pixel	1pixel
			0)	0) PPPPPPPP1 (pivol	
			RRRRRRRRR1 (pixel	BBBBBBBBB1 (pixel 1)	
1	10	11	RRRRRRRRR (pixel	BBBBBBBBB (pixel	1.5xfer /
			0) BBBBBBBBB0 (pixel	0) GGGGGGGGG (pixel	1pixel
			0)	0)	
			GGGGGGGGG1 (pixel	RRRRRRRR1 (pixel 1)	
0	00	00	RRRRRRRRR (pixel	GGGGGGGGGG (pixel	2xfer/
			0)	0)	1pixel
			GGGGGGGGG (pixel 0)	BBBBBBBBB0 (pixel 0)	5
			BBBBBBBBB1 (pixel	RRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRR	3
			1)	1)	0
0	00	01	BBBBBBBBB (pixel	RRRRRRRRR (pixel	2xfer/
			0) GGGGGGGGG (pixel	0) BBBBBBBBB0 (pixel	1pixel
			0)	0)	
			RRRRRRRRR1 (pixel	GGGGGGGGG1 (pixel	
0	00	10	GGGGGGGGGG (pixel	RRRRRRRRR (pixel	2xfer/
			0)	0)	1pixel
			BBBBBBBBB (pixel 0)	GGGGGGGGG (pixel 0)	
			RRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRR	BBBBBBBBBB (pixel	
			1)	1)	
0	00	11	RRRRRRRRO (pixel 0)	BBBBBBBBB0 (pixel 0)	2xfer/ 1pixel
-000			BBBBBBBBB (pixel	GGGGGGGGGG (pixel	тріхсі
1.			0)	0)	
2.8			GGGGGGGGG1 (pixel	RRRRRRRR1 (pixel 1)	
0	01	00	RRRRRRRRR (pixel	GGGGGGGGGG (pixel	3xfer/
~GY	10		0)	0)	1pixel
a	2.00		GGGGGGGGG (pixel 0)	BBBBBBBBB0 (pixel 0)	
	Bro.	5	BBBBBBBBB (pixel	RRRRRRRRR (pixel	
	SAL		0)	0)	
0	01	01	BBBBBBBBB (pixel 0)	RRRRRRRRO (pixel 0)	3xfer/ 1pixel
	6	22	GGGGGGGGGG (pixel	BBBBBBBBB (pixel	Thive
	-0	200	0)	0)	
		AN CON	RRRRRRRRR (pixel	GGGGGGGGGG (pixel	19 2010



			0)	0)	
0	01	10	GGGGGGGGG (pixel O) BBBBBBBBB (pixel O) RRRRRRRR (pixel O)	RRRRRRRR (pixel 0) GGGGGGGGG (pixel 0) BBBBBBBBB (pixel 0)	3xfer/ 1pixel
0	01	11	RRRRRRRO (pixel 0) BBBBBBBBO (pixel 0) GGGGGGGGGO (pixel 0)	BBBBBBBBB (pixel O) GGGGGGGGGG (pixel O) RRRRRRRO (pixel O)	3xfer/ 1pixel

Data bus arrangement for different pixel for TFT High colors device - Interface LCM at 16 M colors and 8bits data bus

24 bits     1     00     **     RRRRRRRGGGGGGGGBBBBBBBBB       data bus     (pixel 0)	2.
	B 1xfer/ 1pixel
8 bits 0 00 ** BBBBBBB0 (pixel 0) data bus 00 BBBBBBB0 (pixel 0) RRRRRR0 (pixel 0) BBBBBBB1 (pixel 1) GGGGGGGG1 (pixel 1) RRRRRR1 (pixel 1)	3xfer/ 1pixel
0 10 ** BBBBBBBB0 (pixel 0) GGGGGGGG0 (pixel 0) RRRRRRR0 (pixel 0) *******0 (pixel 0) BBBBBBBB1 (pixel 1) GGGGGGGG1 (pixel 1) RRRRRRR1 (pixel 1) *******1 (pixel 1)	4xfer/ 1pixel

#### 32-BIT ARM926EJ-S BASED MCU

#### MPU-Interfaced LCD Write Command Register (MPULCD\_CMD)

When DEVICE = 111, a 16-bit value represents MPU-interfaced LCD command/parameter data. For 8-bit data bus or 16-bit data bus with 8-bit command mode, the MPULCD\_CMD[15:8] is discarded. When writing data to this register (MPULCD\_CMD[7:0]), Display Controller will switch to command mode and write this data to LCM if *DCCS*[CMD ON] is enabled and Display Controller is not outputting display data. You can read *DCCS*[HACT] and *DCCS*[VACT] to get display status.

Register	Address	R/W	Description	Reset Value
MPULCD_CM D	0xB000_8008	R/W	MPU-Interface LCD Write Command	0x0000_0000

31	30	29	28	27	26	25	24			
CMD_BUS Y	WR_RS	READ			Reserved	000	0			
23	22	21	20	19	18	17	16			
Reserved							MD[17:16]			
15	14	13	12	11	10	9	8			
MPULCD_CMD[15:8]										
7	6	5	4	3	2	1	0			
	MPULCD_CMD[7:0]									

Bits	Descriptions	
[31]	CMD_BUSY	Command Interface is Busy 0 = Command interface is ready for next command 1 = Command interface is busy for writing/reading pending command
[30]	WR_RS	Write/Read RS Setting 0 = Output pin RS = 0 when sending command/parameter via MPULCD_CMD 1 = Output pin RS = 1 when sending command/parameter via MPULCD_CMD
[30]	READ	Read Status or Data 0 = Write command/parameter LCM 1 = Read status/data from LCM Note: Data will be stored in MPULCD_CMD[17:0], when CMD_BUSY is inactive after read operation
[17:16]	MPULCD_CM D	MPU-interfaced LCD read data (READ ONLY)
[15:0]	MPULCD_CM D	MPU-interfaced LCD command/parameter data, read data
	2	Publication Release Date: Jun. 18, 2010 356 Revision: A4

## 32-BIT ARM926EJ-S BASED MCU

#### Interrupt Control/Status Register (INT\_CS)

Interrupts are the communication method for Display Controller-initiated communication with the Display Controller Driver. There are several events that may trigger an interrupt from the Display Controller. Each specific event sets a specific bit in the *INT\_CS* register. The Display Controller requests an interrupt when all three of the following conditions are met:

- The **DISP\_INT\_EN** bit in *DCCS* is set to `1'.
- A status bit in *INT\_CS* is set to `1'.
- The corresponding enable bit in *INT\_CS* for the *Status* bit is set to '1'.

Register	Address	R/W	Description	Reset Value
INT_CS	0xB000_800C	R/W	Interrupt Control/Status Register	0x0000_0000

31	30	29	28	27	26	25	24
DISP_F_INT	DISP_F_STATUS	UNDERRUN_INT	BUS_ERROR_INT	т		Reserved	3
23	22	21	21 20 19		18	17	16
	Reserved						
15	14	13	12	11 10		9	8
Reserved							
7	6	5	4	3	2	1	0
	Reserved						DISP_F_EN

Bits	Descriptions	Descriptions							
[31]	DISP_F_INT	Frame Display Complete Interrupt Status, (Write-Clear) When write "1" value on the bit, the interrupt will be cleared. (This status bit can be internally written no matter DISP_F_EN is enal or not)							
[30]	DISP_F_STATUS	Frame Display Complete Internal Status (2), (Write-Clear) When write "1" value on the bit, it will be cleared. (This status bit can be internally written only if DISP_F_EN is enable) Note: The interrupt status can be programmed for indicating frame displayed complete or field displayed complete by <i>DCCS</i> [FIELD_INTR].							
[29]	UNDERRUN_INT	<b>FIFO under-run Interrupt Status (Write-Clear)</b> When write "1" value on the bit, the interrupt will be cleared.							
[28]	BUS_ERROR_INT	Bus Error Interrupt (Write-Clear) When DMA bus master receive an error response from slaves, this bit will be set. When write "1" value on the bit, the interrupt will be cleared. Note: This interrupt is always enabled							



[1]	UNDERRUN_EN	FIFO under-run Interrupt Enable 0 = Disable 1 = Enable
[0]	DISP_F_EN	Frame Display Complete Interrupt Enable 0 = Disable 1 = Enable





#### CRTC Display Size Register (CRTC\_SIZE)

This register controls the display size. It includes Horizontal-Total (HTT) and Vertical-Total (VTT) registers. The value of HTT specifies the total number of pixels in the CRTC horizontal scan line interval including retrace time. And the value of VTT specifies the total number of scan line for each field (frame), including the retrace time.

Register	Addr	ess	R/W	2/W Description			Reset Value	
CRTC_SIZE	0xB000_8010 R/W		CRTC Display Size		" (D_" ) D_		0x0000_0000	
						20	Sh	
31	30	29		28	27	26	25	24
Reserved				VTT[10:8]				
23	22	21		20	19	18	17	16
				VTT[	[7:0]		No.	2 a
15	14	13		12	11	10	9	8
Reserved					HTT[10	):8]		
7	6	5		4	3	2	1	0
HTT[7:0]								

Bits	Descriptions						
[26:16]	VTT[10:0]	<b>CRTC Vertical Total Scan Lines</b> An 11-bits value specifies the total number of scan line for each field, including the retrace time					
[10:0]	HTT[10:0]	<b>CRTC Horizontal Total Pixels</b> An 11-bits value specifies the total number of pixels in the CRTC horizontal scan line interval including the retrace time					
ma de							



#### CRTC Display Enable End Register (CRTC\_DEND)

This register controls the actual display size of the output device. It includes HDEND and VDEND registers. The value of HDEND specifies the total number of displayed pixels for a scan line. And the value of VDEND specifies the total number of displayed scan line for each field (frame).

Register	Address R/W		Description	Reset Value
CRTC_DEND	0xB000_8014	R/W	CRTC Display Enable End	0x0000_0000

						507	
31	30	29	28	27	26	25	24
		Reserved			100	DEND[10:8	]
23	22	21	20	19	18	17	16
			VDEN	D[7:0]		0	$\sim$
15	14	13	12	11	10	9	8
		Reserved			ŀ	HDEND[10:8	
7	6	5	4	3	2	1	0
			HDEN	D[7:0]		30	25

Bits	Descriptions	
[26:16]	VDEND[10:0]	<b>CRTC Vertical Display Enable End</b> An 11-bits value specifies the total number of displayed scan line for each field.
[10:0]	HDND[10:0]	<b>CRTC Horizontal Display Enable End</b> An 11-bits value specifies the total number of displayed pixels for scan line.



#### CRTC Internal Horizontal Retrace Timing Register (CRTC\_HR)

The internal horizontal retrace timing can be controlled by properly setting the values of retrace starting (HRS) and ending (HRE) registers included in this register. The values are programmed in number of pixels.

Register	Address	R/W	Description	Reset Value
CRTC_HR	0xB000_8018	R/W	CRTC Internal Horizontal Retrace Timing	0x0000_0000

31	30	29	28	27	26	25	24
		Reserved	HRE[10:8]				
23	22	21	20	19	18	17	16
			HRE	[7:0]		0	$\sim$
15	14	13	12	11	10	9	8
		Reserved				HRS[10:8]	L VA
7	6	5	4	3	2	1	0
			HRS	[7:0]		30	25

Bits	Descriptions	
[26:16]	HRE[10:0]	<b>CRTC Internal Horizontal Retrace End Low</b> An 11-bits value programmed in pixels, at which the Internal Horizontal Retrace becomes inactive
[10:0]	HRS[10:0]	<b>CRTC Internal Horizontal Retrace Start Timing</b> An 11-bits value programmed in pixels, at which the Internal Horizontal Retrace becomes active
教		
		Publication Release Date: Jun. 18, 2010 361 Revision: A4

#### CRTC Horizontal Sync Timing Register (CRTC\_HSYNC)

The horizontal sync timing can be controlled by properly setting the values of starting (HSYNC\_S) and ending (HSYNC\_E) registers included in this register. The values are programmed in numbers of pixel.

Register Address		R/W	Description	Reset Value	
CRTC_HSYNC	0xB000_801C	R/W	CRTC Horizontal Sync Timing	0x0000_0000	

31	30	29	28	27	26	25	24
HSYNC_SH	HIFT [1:0]		Reserved		H:	SYNC_E[10:8	8]
23	22	21	20	19	18	17	16
			HSYNC.	_E[7:0]	100	320	
15	14	13	12	11	10	9	8
		Reserved			HSYNC_S[10:8]		
7	6	5	4	3	2	1	0
				-0	22.0		

Bits	Descriptions	
[10:0]	HSYNC_S[10:0 ]	<b>CRTC Horizontal Sync Start Timing</b> An 11-bits value programmed in pixels, at which the Horizontal Sync signal becomes active
[26:16]	HSYNC_E[10:0]	<b>CRTC Horizontal Sync End Timing</b> An 11-bits value programmed in pixels, at which the Horizontal Sync Signal becomes inactive
S.		Hsync signal adjustment for multi-cycles per pixel mode of Sync- based Unipac-LCD
ha de	HSYNC_SHIFT [1:0]	When DEVICE_CTRL[DEVICE] = 100,8-bit data bus, DEVICE[DBWORD]= 0, and DEVICE_CTRL[SWAP_YcbCr[1]]=0,
[21.20]		If <u>DEVICE_CTRL[SWAP_YcbCr[0]]</u> = <b>0</b> , it means that <b>2</b> cycles per pixel, so hsync's hrs would move three cycles if hrs added or subtracted 1.In order to adjust hsync signal in pclk unit, RGB_SHIFT shared register aids this function in -LCD with 8 bits data bus mode.
[31:30]		HSYNC_SHIFT = 0 : hsync will not move
	Co Do	HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle
	The second	If <u>DEVICE_CTRL[SWAP_YcbCr[0]]</u> = 1, it means that 3 cycles per pixel, so hsync's hrs would move three cycles if hrs added or subtracted 1.In order to adjust hsync signal in pclk unit, RGB_SHIFT shared register aids this function in High-color TFT-LCD with 8 bits data bus mode.
	°Q	RGB_SHIFT = 0 : hsync will not move

## 32-BIT ARM926EJ-S BASED MCU

HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle
HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle
Hsync signal adjustment for multi-cycles per pixel mode of Sync- based High-color TFT-LCD
When DEVICE_CTRL[DEVICE] = 110 , DEVICE_CTRL[RGB_SCALE]=3(16M-color mode) and DEVICE[DBWORD]= 0,
If <u>DEVICE CTRL[SWAP YcbCr[1]]</u> = <b>0</b> , it means that <b>3</b> cycles per pixel, so hsync's hrs would move three cycles if hrs added or subtracted 1.In order to adjust hsync signal in pclk unit, RGB_SHIFT shared register aids this function in High-color TFT-LCD with 8 bits data bus mode.
HSYNC _SHIFT = 0 : hsync will not move
HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle
HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle
If <u>DEVICE CTRL[SWAP YcbCr[1]]</u> = <b>1</b> , it means that <b>4</b> cycles per pixel, so hsync's hrs would move three cycles if hrs added or subtracted 1.In order to adjust hsync signal in pclk unit, RGB_SHIFT shared register aids this function in High-color TFT-LCD with 8 bits data bus mode.
HSYNC _SHIFT = 0 : hsync will not move
HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle
HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle
HSYNC _SHIFT = 3 : hsync will left move 3 pclk cycle





#### CRTC Internal Vertical Retrace Timing Register (CRTC\_VR)

The vertical retrace timing can be controlled by properly setting the values of starting (VRS) and ending (VRE) registers included in this register. The values are programmed in numbers of scan-line.

Register	Address	R/W	Description	Reset Value
CRTC_VR	0xB000_8020	R/W	CRTC Internal Vertical Retrace Timing	0x0000_0000

31	30	29	28	27	26	25	24	
		Reserved	00	VRE[10:8]				
23	22	21	20	19	18	17	16	
				0	2			
15	14	13	12	11	10	9	8	
		Reserved				VRS[10:8]	No.	
7	6	5	4	3	2	1	0	
VRS[7:0]							25	

Bits	Descriptions	
[26:16]	VRE[10:0]	<b>CRTC Vertical Internal Retrace End Low</b> An 11-bits value is programmed in number of scan line, at which the internal vertical retrace becomes inactive.
[10:0]	VRS[10:0]	<b>CRTC Vertical Internal Retrace Start Timing</b> An 11-bits value is programmed in number of scan line, at which the internal vertical retrace becomes active
教		
		Publication Release Date: Jun. 18, 2010 364 Revision: A4



#### Image Stream Frame Buffer-0 Starting Address (VA\_BADDR0)

The value of this register represents the starting memory address of the frame buffer-0 for Image data stream.

Register	Address R/W		Description	Reset Value	
VA_BADDR0	0xB000_8024	R/W	Image Stream Frame Buffer-0 Starting Address	0x0000_0000	

					~ / / / S	2.1	
31	30	29	28	27	26	25	24
			VA_BADDI	R0[31:24]	- VI	Sh	
23	22	21	20	19	18	17	16
			VA_BADDI	R0[23:16]	1.00	320	1
15	14	13	12	11	10	9	8
			VA_BADD	R0[15:8]		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	(0)
7	6	5	4	3	2	1	0
			VA_BADI	DR0[7:0]		-0	22.0

Bits	Descriptions	
[31:0]	VA_BADDR0[31:0]	Starting memory address of the frame buffer-0 for Image data stream The value of this register represents the starting memory address of the frame buffer-0 for Image data stream.



#### Image Stream Frame Buffer-1 Starting Address (VA\_BADDR1)

The value of this register represents the starting memory address of the frame buffer-1 for Image data stream.

Register	Address R/W		Description	Reset Value
VA_BADDR1	0xB000_8028	R/W	Image Stream Frame Buffer-1 Starting Address	0x0000_0000

						01.2		
31	30	29	28	27	26	25	24	
VA_BADDR1[31:24]								
23	22	21	20	19	18	17	16	
VA_BADDR1[23:16]								
15	14	13	12	11	10	9	8	
			VA_BADD	R1[15:8]		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	(0)	
7	6	5	4	3	2	1	0	
VA_BADDR1[7:0]								

Bits	Descriptions	
[31:0]	VA_BADDR1[31:0]	Starting memory address of the frame buffer-1 for Image data stream The value of this register represents the starting memory address of the frame buffer-1 for Image data stream.

### 32-BIT ARM926EJ-S BASED MCU

#### Image Stream Frame Buffer Control Register (VA\_FBCTRL)

The information contained in this register is used to efficiently control the frame buffer operation. The VA\_STRIDE shows the word offset of memory address between two vertically adjacent lines. The VA\_FF specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching. The data buffer FIFO is divided into two or four regions depending on the value of the IO\_REGION\_HALF. If IO\_REGION\_HALF is not asserted, there are four regions of 8 words each. If IO\_REGION\_HALF is asserted, there are two regions of 16 words each. The size of the region affects the AHB burst transfer size. There are two pointers into the FIFO: one for the display engine data and one for the AHB data. These pointers are maintained in the Data Buffer Control module. When the pointers are not in the same region, an AHB burst cycle is issued to read or write the data in the region pointed to by the AHB pointer.

Register	Address R/		Address R/W Description	
VA_FBCTRL	0xB000_802C	R/W	Image Stream Frame Buffer Control	0x0000_0000

31	30	29	28	27	26	25	24	
DB_EN	START_BUF	FIELD_DUAL	IO_REGION_HALF	Reserved	served VA_FF		3]	
23	22	21	20	19	18	17	16	
VA_FF[7:0]								
15	14	13	12	11	10	9	8	
		Reserved			VA_	STRIDE[1	0:8]	
7 6 5 4 3 2 1 0							0	
	VA_STRIDE[7:0]							

Bits	Descriptions	
[31]	DB_EN	<ul> <li>Dual Buffer Switch Enable</li> <li>0 = Dual buffer switch disable, Always fetch data from address which START_BUF indicated</li> <li>1 = Dual buffer switch enable. Switch starting address between VA_BADDR0 and VA_BADDR1 at each frame/field starts (controlled by FIELD_DUAL). The first display frame/field address is controlled by START_BUF.</li> </ul>
[30]	START_BUF	Starting Buffer of Dual-buffer 0 = Starting fetch data from VA_BADDR0 1 = Starting fetch data from VA_BADDR1
[29]	FIELD_DUAL	<b>Dual-buffer Switch Control</b> 0 = Switch dual-buffer before each frame starts 1 = Switch dual-buffer before each field starts



[28]	IO_REGION_HALF	Data Buffer Region Size 0 = 8 words/region 1 = 16 words/region Note: Both VA and OSD FIFO are controlled by this bit.
[26:16]	VA_FF[10:0]	Image Stream Fetch Finish An 11-bits value specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching of Image data stream.
[10:0]	VA_STRIDE[10:0]	Image Stream Frame Buffer Stride An 11-bits value specifies the word offset of memory address of vertically adjacent line for Image stream.





#### Image Stream Scaling Control Register (VA\_SCALE)

This register control the image up-scaling factors, both horizontal and vertical up-scaling ratios are ranging from 1.0 to 7.99999 in fractional steps. There are two modes of horizontal up-scaling, interpolation and duplication, which can be controlled by setting XCOPY.

Register	Address	R/W	Description	Reset Value
VA_SCALE	0xB000_8030	R/W	CRTC Display Size	0x0000_0000
			51/2 \(3	

31	30	29	28	27	26	25	24		
Reserved				VA_SCALE_V[12:8]					
23	22	21	20	19	18	17	16		
VA_SCALE_V[7:0]									
15	14	13	12	11	10	9	8		
	Rese	erved		VA_SCALE_H[12:8]					
7	6	5	4	3	2	1	0		
VA_SCALE_H[7:0]									

Bits	Descriptions	
[28:16]	VA_SCALE_V[12:0]	<b>Image Vertical Scaling Control</b> A 13-bits value specifies the vertical scaling factor of 1.0~7.99999. Bits 12-10 specify the integral part and bits 9-0 specifies the decimal part of the scaling factor.
[15]	ХСОРҮ	Image Stream Horizontal Up-scaling Mode 0 = Interpolation 1 = Duplication
[12:0]	VA_SCALE_H[12:0]	<b>Image Horizontal Scaling Control</b> A 13-bits value specifies the horizontal scaling factor of 1.0~7.99999. Bit 12-10 specifies the integral part and bits 9-0 specifies the decimal part of the scaling factor.
X		
		Publication Release Date: Jun. 18, 2010 369 Revision: A4

### 32-BIT ARM926EJ-S BASED MCU

#### Image Stream Active Window Coordinates (VA\_WIN)

This pair of registers (VA\_WYS, VA\_WYE) specifies the area which image stream will occupy in the screen. It is called Active window for Vide Stream. The pixels outside the active window will be filled with the color specified by VA\_STUFF. When the value of VA\_WYE is greater than CRTC\_DEND[VDEN], the Active window will be actually ended at CRTC\_DEND[VDEN],,

Register	Addr	ess	R/W Description			Reset Value			
VA_WIN	0xB000	0xB000_8038 R/W			ream Active \	Window Coord	inates	0x0001_07FF	
						20	Sh		
31	30	29		28	27	26	25	24	
		Reserve	ed			VA_WYS[10:8]			
23	22	21		20	19	18	17	16	
				VA_W	/S[7:0]		Y's	20	
15	14	13		12	11	10	9	8	
Reserved					V	A_WYE	[10:8]		
7	6	5		4	3	2	1	0	
	VA_WYE[7:0]								

Bits	Descriptions							
[26:16]	VA_WYS[10:0]		VA Active Window Y-Start An 11-bit s value specifies the vertical starting scan line of the Active VA window					
[10:0]	VA_WYE[10:0]	VA Active Window An 11-bit value spe		vertical scan line of the Active VA window.				
教								
			370	Publication Release Date: Jun. 18, 2010 Revision: A4				

#### Image Stream Stuff Register (VA\_STUFF)

A 24-bit value specifies stuff pattern for non-active window area in image Stream.

Register	Addr	ress	R/W		Descri	Reset Value				
VA_STUFF	A_STUFF 0xB000_8054 R/W Image Stream Stuff Pixel for non-active area			0x0000_0000						
31	30	29		28	27	26	25	24		
	Reserved									
23	22	21		20	19	18	17	16		
				VA_STUF	F[23:16]		°Or			
15	14	13		12	11	10	9	8		
VA_STUFF [15:8]										
7	6	5		4	3	2	1	0		
				VA_STU	FF [7:0]			4		

Bits	Descriptions								
[23:16]	VA_STUFF [23:16]	The 8 higher-o the source colo		re used for Y or R component according to					
[15:8]	VA_STUFF [15:8]	The 8 middle-c the source cold		re used for U or G component according to					
[7:0]	VA_STUFF [7:0]		The 8 lower-order bits are used for V or B component according to the source color format						
				Publication Release Date: Jun. 18, 2010					
			371	Revision: A4					



#### OSD Window Starting Coordinates Register (OSD\_WINS)

The starting coordinates of the OSD window is specified in this register. Two values form the coordinates; they are the horizontal starting pixel (OSD\_WXS) and the vertical starting scan line (OSD\_WYS).

	Register Address			R/W		Descri	ption		Re	eset Value
	OSD_WINS 0xB000_8040		_8040	R/W	OSD Window Starting Coordinates Timing			Timing	0x(	0000_0000
							So.	40		
Γ	31	30	29		28	27	26	25		24

31	30	29	28	27	26	25	24			
		Reserved	OSD_WYS[10:8]							
23	22	21	20	19	18	17	16			
	OSD_WYS[7:0]									
15	14	13	12	11	10	9	8			
		Reserved			OSD_WXS [10:8]					
7	6	5	4	3	2	1	0			
OSD_WXS[7:0]										

Bits	Descriptions						
[26:16]	OSD_WYS[10:0]		<b>v Y-Start</b> alue specifies the vertical starting scan line of the OSD window				
[10:0]	OSD_WXS[10:0 ]			orizontal starting pixel position of the OSD			
-12-							
				Publication Release Date: Jun. 18, 2010			
	[26:16]	[26:16] OSD_WYS[10:0] [10:0] OSD_WXS[10:0	[26:16]OSD_WYS[10:0]OSD Window Y-An 11-bit s value[10:0]OSD_WXS[10:0]OSD Window X-An 11-bits value s	[26:16]       OSD_WYS[10:0]       OSD Window Y-Start An 11-bit s value specifies the v         [10:0]       OSD_WXS[10:0]       OSD Window X-Start An 11-bits value specifies the h			



#### OSD Window Ending Coordinates Register (OSD\_WINE)

The ending coordinates of the OSD window is specified in this register. Two values form the coordinates; they are the last horizontal pixel (OSD\_WXE) and the last vertical scan-line (OSD\_WYS).

Register	Addr	ess	R/W		Descr	iption		Reset	Value
OSD_WINE	0xB000	_8044	R/W	OSD Win	dow Ending C	Coordinates Tir	ning	0x000	0_000
						S	00-		
31	30	29		28	27	26	25		24
		Reserve	ed			0	SD_WYE	[10:8]	
23	22	21		20	19	18	17		16
	OSD_WYE[7:0]								

15	14	13	12	11	10	9	8			
		Reserved	OSD_WXE [10:8]							
7	6	5	4	3	2	1	0			
OSD_WXE[7:0]										

Bits	Descriptions			
[26:16]	st vertical scan line of the OSD window.			
[10:0]	OSD_WXE[10:0]	OSD Window X- An 11-bits value window.		ast horizontal pixel position of the OSD
da.				
				Publication Release Date: Jun. 18, 2010
			373	Revision: A4



#### OSD Stream Frame Buffer Starting Address (OSD\_BADDR)

The value of this register represents the starting memory address of the frame buffer for OSD data stream.

Register	Addı	ress	R/W	Description			Reset Value			
OSD_BADD	OSD_BADDR 0xB000_8048		R/W	OSD Stre	am Frame Bu	Iffer Starting	Address	0x0000_0000		
						Show and the second sec	00			
31	30	29		28	27	26	25	24		
OSD_BADDR [31:24]										
23	22	21		20	19	18	17	16		
			09	SD _BAD	DR [23:16]		TO.			
15	14	13		12	11	10	9	8		
	OSD _BADDR [15:8]									
7	6	5		4	3	2	1	0		
			C	DSD_BAI	DDR [7:0]			25		

Bits	Descriptions	Descriptions					
[31:0]	OSD_BADDR0[31:0 ]	<b>Starting address of the frame buffer for OSD data stream</b> The value of this register represents the starting memory address of the frame buffer for OSD data stream.					





50

#### **OSD Stream Frame Buffer Control Register (OSD\_FBCTRL)**

The information contained in this register is used to efficiently control the frame buffer operation. The OSD\_STRIDE shows the word offset of memory address between two vertically adjacent lines. The OSD\_FF specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching.

Register	Address	R/W	Description	Reset Value
OSD_FBCTRL	0xB000_804C	R/W	OSD Stream Frame Buffer Control	0x0000_0000

31	30	29	28	27	26	25	24
		Reserved	C	DSD_FF[10:8	3]		
23	22	21	20	19	18	17	16
OSD_FF[7:0]							
15	14	13	12	11	10	9	8
		Reserved			OSD _STRIDE[10:8]		
7	6	5	4	3	2	1	0

Bits	Descriptions					
[26:16]	OSD_FF[9:0]	<b>OSD Stream Fetch Finish</b> An 11-bits value specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching of OSD data stream.				
[10:0]	OSD_STRIDE[10:0]	<b>OSD Stream Frame Buffer Stride</b> An 11-bits value specifies the word offset of memory address of vertically adjacent line for OSD stream.				
1						
		Publication Release Date: Jun. 18, 2010 375 Revision: A4				



#### OSD Overlay Control Register (OSD\_OVERLAY)

Setting this register can control the display effect of the overlay area. It can be periodic blanking, VA and OSD data mixing, and VA or OSD data alone.

Register	Address	R/W	Description	Reset Value
OSD_OVERLA Y	0xB000_8050	R/W	OSD Overlay Control	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	20	Sp	
23	22	21	20	19	18	17	16
			BLINK_V	CNT[7:0]		320	S
15	14	13	12	11	10	9	8
Reserved						BLI_ON	CKEY_ON
7	6	5	4	3	2	1	0
Reserved	V	VA_SYNW[2:0]			[1:0]	OCRO	D[1:0]

Bits	Descriptions	
[23:16]	BLINK_VCNT	<b>OSD Blinking Cycle Time</b> . An 8 bits value specifies the OSD blinking cycle time (unit : Vsync).
[9]	BLI_ON	OSD Blinking Control 0 = Blinking Disable 1 = Blinking Enable Note: Blinking control mode share the same color-key pattern registers with color-key control mode
[8]	CKEY_ON	OSD Color-Key Control 0 = Color-Key Disable 1 = Color-Key Enable
[6:4]	VA_SYNW	Synthesis Image Weighting 000 = Synthesized Image = Image; otherwise, Synthesized Image=((Image × VA_SYNW)+(OSD × (8-VA_SYNW))) / 8
[3:2]	OCR1	Image/OSD Overlay Control 1 When (DCCS[WIN_EN:OSD_EN]==2'b11), (OSD_OVERLAY[CKEY_ON]==1), Display region within OSD window, color-key condition match, 00 = Display Image data 01 = Display OSD data 10 = Display synthesized (Image + OSD) data 11 = Reserved
[1:0]	OCRO	Image/OSD Overlay Control 0 When (DCCS[WIN_EN:OSD_EN]==2'b11), (OSD_OVERLAY[CKEY_ON]==1), Display region within OSD window, color-key condition un-match, 00 = Display Image data

## 32-BIT ARM926EJ-S BASED MCU

01 = Display OSD data
10 = Display synthesized (Image + OSD) data
11 = Reserved





#### OSD Overlay Color-Key Pattern Register (OSD\_CKEY)

A 24-bit value specifies OSD color-key pattern. When 24-bit OSD data is equal to the specified pattern data, the color-key condition is matched.

Register	Addı	ress	R/W	R/W Description Reset V					
OSD_CKEY	0xB000	_8054	R/W	R/W OSD Overlay Color-Key Pattern 0x0000_000					
31	30	29		28	27	26	25	24	
				Rese	erved	25	202 (	0	
23	22	21		20	19	18	17	16	
				OSD_CKE	Y[23:16]		~	06	
15	14	13		12	11	10	9	8	
OSD_CKEY[15:8]									
7	6	5		4	3	2	1	0	
				OSD_CK	(EY[7:0]				

Bits	Descriptions	
[23:16]	OSD_CKEY[23:16 ]	The 8 higher-order bits are used for OSD data comparing of Y or R component according to the source color format
[15:8]	OSD_CKEY[15:8]	The 8 middle-order bits are used for OSD data comparing of U or G component according to the source color format
[7:0]	OSD_CKEY[7:0]	The 8 lower-order bits are used for OSD data comparing of V or B component according to the source color format



#### OSD Overlay Color-Key Mask Register (OSD\_CMASK)

A 24-bit value serves as the mask of OSD color-key pattern comparing. The OSD data only compare with the color-key pattern where the mask bits are set as 1.

Register	Address	R/W	Description	Reset Value
OSD_CKEY	0xB000_8058	R/W	OSD Overlay Color-Key Mask	0x0000_0000

31         30         29         28         27         26         25         24           Reserved           23         22         21         20         19         18         17         16           OSD_MASK[23:16]           15         14         13         12         11         10         9         8           OSD_MASK [15:8]           7         6         5         4         3         2         1         0           OSD_MASK [7:0]										
23         22         21         20         19         18         17         16           OSD_MASK[23:16]           15         14         13         12         11         10         9         8           OSD_MASK [15:8]           7         6         5         4         3         2         1         0	31	30	29	28	27	26	25	24		
OSD_MASK[23:16]           15         14         13         12         11         10         9         8           OSD_MASK [15:8]           7         6         5         4         3         2         1         0				Rese	erved	0	a co			
15         14         13         12         11         10         9         8           OSD_MASK [15:8]           7         6         5         4         3         2         1         0	23	22	21	20	19	18	17	16		
OSD_MASK [15:8] 7 6 5 4 3 2 1 0				OSD_MAS	SK[23:16]		So.	2		
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8		
	OSD_ MASK [15:8]									
OSD_ MASK [7:0]	7	6	5	4	3	2	1	0		
				OSD_ MA	SK [7:0]			<u> </u>		

Bits	Descriptions					
[23:16]	OSD_CMASK[23:16]	The 8 higher-order bits are used for pattern mask of Y or R component according to the source color format				
[15:8]	OSD_CMASK[15:8]	The 8 middle-order bits are used for pattern mask of U or G component according to the source color format				
[7:0]	OSD_CMASK[7:0]	The 8 lower-order bits are used for pattern mask of V or B component according to the source color format				
		Publication Release Date: Jun. 18, 2010				
		379 Revision: A4				

## 32-BIT ARM926EJ-S BASED MCU

#### OSD Window Skip1 Register (OSD\_SKIP1)

This register is used to separate OSD into two sub-windows. The OSD-data fetching of lines enclosed by this skip region in OSD window is skipped. The value of starting-Y address (OSK\_SKIP1\_YS) can't be the same with OSD\_WYS. The minimum value of it is OSD\_WYS+1. In interlace mode, the minimum value of ending address (OSK\_SKIP1\_YE) is OSD\_SKIP1\_YS +1.

Register	Address	R/W	Description	Reset Value
OSD_SKIP1	0xB000_805C	R/W	OSD Window SKIP1 Y address	0x0000_0000

		1.17								
31	30	29	28	27	26	25	24			
		OSD_	SKIP1_YS	[10:8]						
23	22	21	20	19	18	17	16			
	OSD_SKIP1_YS[7:0]									
15	14	13	12	11	10	9	8			
		Reserv	ed		OSD_SKIP1_YE[10:8]					
7	6	5	4	3	2	1	0			
	OSD_SKIP1_YE[7:0]									

	Bits	Descriptions	
1	[26:16]	OSD_SKIP1_YS[10:0]	<b>OSD Window Skip1 Y-Start</b> An 11-bit value specifies the first vertical scan line of the OSD skip1 window.
	[10:0]	OSD_SKIP1_YE[10:0]	<b>OSD Window X-End</b> An 11-bits value specifies the last vertical scan line of the OSD skip1 window.

The second with

### 32-BIT ARM926EJ-S BASED MCU

#### OSD Window SKIP2 Register (OSD\_SKIP2)

This register is used to separate OSD into two sub-windows. The OSD-data fetching of lines enclosed by this skip region in OSD window is skipped. The value of starting-Y address (OSK\_SKIP2\_YS) can't be the same with OSD\_WYS. The minimum value of it is OSD\_WYS+1. In interlace mode, the minimum value of ending address (OSK\_SKIP2\_YE) is OSD\_SKIP2\_YS +1.

Register	Address I		Address R/W Descrip		Description	Reset Value
OSD_SKIP2	0xB000_8060	R/W	OSD Window SKIP2 Y address	0x0000_0000		

-									
31	30	29	28	27	26	25	24		
		OSD_	SKIP2_YS	[10:8]					
23	22	21	20	19	18	17	16		
	OSD_SKIP2_YS[7:0]								
15	14	13	12	11	10	9	8		
		Reserv	ed		OSD_	SKIP2_YE	[10:8]		
7	6	5	4	3	2	1	0		
	OSD_SKIP2_YE[7:0]								

Bits	Descriptions							
[26:16]	OSD_SKIP2_YS[10:0]	<b>OSD Window SKIP2 Y-Start</b> An 11-bit value specifies the first vertical scan line of the OSI SKIP2 window.						
[10:0]	OSD_SKIP2_YE[10:0]	<b>OSD Window X-End</b> An 11-bits value specifies the last vertical scan line of the OSD SKIP2 window.						
Ň								



#### OSD Scaling Control Register (OSD\_SCALE)

Register	Address R		Description	Reset Value
OSD_SCALE	0xB000_8064	R/W	CRTC Display Size	0x0000_0000

This register control the OSD up-scaling factors, the horizontal up-scaling ratios are ranging from 1.0 to 7.99999 in fractional steps. There is only one mode of horizontal up-scaling by duplication.

31	30	29	28	27	26	25	24		
			Rese	erved	- VI	No.			
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
Reserved			OSD_SCALE_H[12:8]						
7	6	5	4	3	2	1	0		
			OSD_SCA	LE_H[7:0]		Mi	50		
							all v		

Bits	Descriptions	
[12:0]	OSD_SCALE_H[12:0]	OSD UP-Scaling Factor





#### MPU Vsync Control Register (MPU\_VSYNC)

Register	Address	R/W	Description	Reset Value
MPU_VSYNC	0xB000_8068	R/W	MPU Vsync control register	0x0000_0000

This register controls the MPU Vsync output pin.

30	29	28	27	26	25	24			
Reserved									
22	21	20	19	18	17	16			
Reserved									
14	13	12	11	10	9	8			
Reserved									
6	5	4	3	2	1	0			
Reserved MPU_VSYNC_WIDTH					MPU_FMARK	MPU_V_EN			
	22 14 6	22 21 14 13 6 5	22     21     20       14     13     12       6     5     4	Reserve           22         21         20         19           Reserve         Reserve         11         Reserve           14         13         12         11           Reserve         6         5         4         3	Reserved         22       21       20       19       18         Reserved         14       13       12       11       10         Reserved         6       5       4       3       2	Reserved         22       21       20       19       18       17         Reserved         14       13       12       11       10       9         Reserved         6       5       4       3       2       1			

Bits	Descriptions	
[6:3]	MPU_VSYNC _WIDTH	MPU Vsync pulse width: 1 ~15 scanning line 1 - 15 : 1 (default) ~ 15
[2]	MPU_VSYNC _POL	MPU_Vsync polarity , when MPU_VSYNC [MPU_FMARK] = 0 0 = Low Active (default) 1 = High Active FMARK_POL (FMARK Polarity), when MPU_VSYNC[MPU_FMARK] = 1 0 = Low Active 1 = High Active
[1]	MPU_FMARK	MPU FMARK mode: 0: vsync output – output enable will be high, vsync output from VPOST. (default) 1: vsync input – output enable will be low, VPOST receive FMARK(vsync) from mpu device
[0]	MPU_V_EN	MPU Vsync functional enable 0: disable (default) 1: enable
	A A	<ul> <li>1: vsync input – output enable will be low, VPOST receive FMARK(vsync) from mpu device</li> <li>MPU Vsync functional enable</li> <li>0: disable (default)</li> </ul>
		Publication Release Date: Jun. 18, 20 383 Revision:



#### Hardware Cursor Control Register (HC\_CTRL)

Register	Address	R/W	Description	Reset Value
HC_CTRL	0xB000_806C	R/W	Hardware cursor control register	0x0000_0000

This register is used to control the modes of hardware cursor. (HC\_TIP\_X ,HC\_TIP\_Y) specifies which the cursor's tip is located at on hardware cursor block.

31	30	29	28	27	26	25	24
			Res	erved	490	6	
23	22	21	20	19	18	17	16
Rese	rved			HC_TIP_Y [	[5:0]		
15	14	13	12	11	10	9	8
Rese	rved			HC_TIP_X [	5:0]		
7	6	5	4	3	2	1	0
	Reserved					_MODE[2:	0]

Bits	Descriptions	
[26:16]	HC_TIP_Y	Y position of Hardware cursor picture's tip on hardware cursor bit map
[10:0]	HC_TIP_X	X position of Hardware cursor picture's tip on hardware cursor bit map.
[2:0]	HC_MODE	Hardware Cursor Mode setting: 0: 32x32x2bpp - 4 color mode 1: 32x32x2bpp - 3 color mode and transparency mode 2: 64x64x2bpp - 4 color mode 3: 64x64x2bpp - 3 color mode and transparency mode 4: 128x128x1bpp - 2 color mode 5: 128x128x1bpp - 1 color mode and transparency mode
		Publication Release Date: Jun. 18, 2010 384 Revision: A4



#### HC POSITION Register (HC\_POS)

Register	Address	R/W	Description	Reset Value
HC_POSITION	0xB000_8070	R/W	Hardware cursor tip position control register	0x0000_0000

This register is used to control the position of hardware cursor coordinate on va picture. (HC\_X ,HC\_Y) can be changed dynamically at by software setting.

31	30	29	28	27	26	25	24		
Reserved						HC_Y[10:8]			
23	22	21	20	19	18	17	16		
			SP.	S					
15	14	13	12	11	10	9	8		
		Reserv	ed		HC_X[10:8]				
7	6	5	4	3	2	1	0		
	HC_X [7:0]								

Bits	Descriptions	
[26:16]	HC_Y	Y position of hardware cursor's tip on va picture
[10:0]	HC_X	X position of hardware cursor's tip on va picture


Hardware Cursor block width and height depend on HC\_CTRL[HC\_MODE] setting.

HC\_CTRL[HC\_MODE] = 0, 1 => hardware cursor block width = hardware cursor block height= 32 HC\_CTRL[HC\_MODE] = 2, 3 => hardware cursor block width = hardware cursor block height= 64

 $\sum_{i=1}^{n} |ODE_i| = 2, 5 = 2$  Hardware cursor block width bardware cursor block height 120

HC\_CTRL[HC\_MODE] = 4 , 5 => hardware cursor block width = hardware cursor block height= 128

## 32-BIT ARM926EJ-S BASED MCU





#### Hardware Cursor Window Buffer Control Register (HC\_WBCTRL)

Register	Address	R/W	Description	Reset Value
HC_WBCTRL	0xB000_8074	R/W	Hardware Cursor Window Buffer Control	0x0000_0000

The information contained in this register is used to efficiently control the hardware cursor window buffer operation. The HC\_STRIDE shows the word offset of memory address between two vertically adjacent lines. The VA FF specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching.

31	30	29	28	27	26	25	24	
	HC_FF[10:8]							
23	22	21	20	19	18	17	16	
	HC_FF[7:0]							
15	14	13	12	11	10	9	8	
		Reserved			HC_STRIDE[10:8]			
7	6	5	4	3	2	1	0	
			HC_STRIDE[	7:0]		1	and a	

Bits	Descriptions	
[26:16]	HC_FF[10:0]	Hardware cursor Fetch Finish A 11-bits value specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching of Hardware cursor window
[10:0]	HC_STRIDE[10:0]	Hardware cursor Window Buffer Stride A 11-bits value specifies the word offset of memory address of vertically adjacent line for Hardware cursor window



#### HC BADDR Register (HC\_BADDR)

Register	Address	R/W	Description			Reset Value
HC_BADDR	0xB000_8078	R/W	Hardware o register	cursor memory	base address	0x0000_0000

This register is used to control the starting memory address of the frame buffer for Hardware cursor data stream.

					2.67.6	10000				
31	30	29	28	27	26	25	24			
HC_BADDR[31:24]										
23	22	21	20	19	18	17	16			
HC_BADDR[23:16]										
15	14	13	12	11	10	9	8			
			HC_BAD	DR[15:8]		114	3			
7	6	5	4	3	2	1	0			
	HC_BADDR[7:0]									

Bits	Descriptions						
[31:0]	HC_BADDR	stream	The value of this register represents the starting memory address of the				
U.S							
			388	Publication Release Date:	Jun. 18, 2010 Revision: A4		



### HC Color RAM 0 Register (HC\_COLOR0)

Register	Address	R/W	Description	Reset Value
HC_COLOR0	0xB000_807C		Hardware cursor color ram register mapped to bpp = 0	0x0000_0000

This register is used to control the color of hardware cursor according to bpp value 0.

					50	0				
31	30	29	28	26	25	24				
	Reserved									
23	22	21	20	19	18	17	16			
	HC_COLORO_R									
15	14	13	12 11 10 9				8			
	HC_COLORO_G									
7 6 5 4 3 2 1 0							0			
	HC_COLORO_B									

Bits	Descriptions	
[23:16]	HC_COLOR0_R	Hardware cursor color 0 R
[15:8]	HC_COLOR0_G	Hardware cursor color 0 G
[7:0]	HC_COLOR0_B	Hardware cursor color 0 B
		Publication Release Date: Jun. 18, 2010 389 Revision: A4



#### HC Color RAM 1 Register (HC\_COLOR1)

Register	Address R/W		ess R/W Description	
HC_COLOR1	0xB000_8080	I K/W	Hardware cursor color ram register mapped to bpp = 1	0x0000_0000

This register is used to control the color of hardware cursor according to bpp value 1.

					30					
31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			нс_со	LOR1_R		- CD	, O			
15	14	13	12	11	10	9	8			
	HC_COLOR1_G									
7	6	5	4	3	2	1	0			
	HC_COLOR1_B									

Bits	Descriptions		
[23:16]	HC_COLOR1_R	Hardware cursor color 1 R	
[15:8]	HC_COLOR1_G	Hardware cursor color 1 G	
[7:0]	HC_COLOR1_B	Hardware cursor color 1 B	
		Publication Release Date: Jun. 18, 2 390 Revision	



### HC Color RAM 2 Register (HC\_COLOR2)

Register	Address	R/W	Description	Reset Value
HC_COLOR2	0xB000_8084	R/W	Hardware cursor color ram register mapped to bpp = 2	0x0000_0000

This register is used to control the color of hardware cursor according to bpp value 2.

					30					
31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	HC_COLOR2_R									
15	14	13	12	11	10	9	8			
	HC_COLOR2_G									
7	6	5	4	3	2	1	0			
	HC_COLOR2_B									

Bits	Descriptions				
[23:16]	HC_COLOR2_B	Hardware curso	r color 2 R		
[15:8]	HC_COLOR2_G	Hardware curso	r color 2 G		
[7:0]	HC_COLOR2_R	Hardware curso	r color 2 B		
			391	Publication Release Date: Jun. 1 Revis	.8, 2010 sion: A4



#### HC Color RAM 3 Register (HC\_COLOR3)

Register	Address	R/W	Description	Reset Value
HC_COLOR3	0xB000_8088	R/W	Hardware cursor color ram register mapped to bpp = 3	0x0000_0000

This register is used to control the color of hardware cursor according to bpp value 3. When transparency is enabling, this color ram will be ignored.

31         30         29         28         27         26         25         24           Reserved           23         22         21         20         19         18         17         16           HC_COLOR3_R           15         14         13         12         11         10         9         8           HC_COLOR3_G           7         6         5         4         3         2         1         0           HC COLOR3 B	1						and the second sec				
23       22       21       20       19       18       17       16         HC_COLOR3_R         15       14       13       12       11       10       9       8         HC_COLOR3_G         TC_COLOR3_G         7       6       5       4       3       2       1       0	31	30	29	28	27	26	25	24			
HC_COLOR3_R           15         14         13         12         11         10         9         8           HC_COLOR3_G           7         6         5         4         3         2         1         0		Reserved									
15     14     13     12     11     10     9     8       HC_COLOR3_G       7     6     5     4     3     2     1     0	23	22	21	20	19	18	17	16			
HC_COLOR3_G         7       6       5       4       3       2       1       0				нс_со	LOR3_R		S3	3			
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8			
		HC_COLOR3_G									
HC COLOR3 B	7	6	5	4	3	2	1	0			
		HC_COLOR3_B									

Bits	Descriptions	
[23:16]	HC_COLOR3_R	Hardware cursor color 3 R. When transparency is enabling, this color ram will be ignored.
[15:8]	HC_COLOR3_G	Hardware cursor color 3 G. When transparency is enabling, this color ram will be ignored.
[7:0]	HC_COLOR3_B	Hardware cursor color 3 B. When transparency is enabling, this color ram will be ignored.

## 32-BIT ARM926EJ-S BASED MCU

## 7.12 Audio Controller


The audio controller consists of IIS/AC-link protocol to interface with external audio CODEC. One 8-level deep FIFO for read path and write path and each level have 32-bit width (16 bits for right channel and 16 bits for left channel). One DMA controller handles the data movement between FIFO and memory.

The following are the property of the DMA.

- Always 8-beat incrementing burst
- Always bus lock when 8-beat incrementing burst
- When reach middle and end address of destination address, a DMA\_IRQ is requested to CPU automatically


## 7.12.1 IIS Interface

#### **IIS Interface Signals**



The 16 bits IIS and MSB-justified format are supported; the timing diagram is shown the following.





The sampling rate, bit shift clock frequency could be set by the control register ACTL\_IISCON.




#### 32-BIT ARM926EJ-S BASED MCU


## 7.12.2 AC97 Interface

The AC97 interface, called AC-link is supported. For input and output direction, each frame contains a Tag slot and 12 data slots. However, in the 12 data slots, only 4 slots are used in this chip, other 8 slots are not supported, and the control data and audio data are transferred in the 4 valid slots. Each slot contains 20 bits data.

#### **AC97 Interface Signals**



**AC97 Interface Signal Format** 




## 32-BIT ARM926EJ-S BASED MCU

## 7.12.3 Audio Controller Register Map

	· ·		and write, C: Only value 0 can be writt							
Register	Address	R/W	Description	Reset Value						
ACTL_BA = 0xB000_9000										
ACTL_CON	0xB000_9000	R/W	Audio control register	0x0000_0000						
ACTL_RESET	0xB000_9004	R/W	Sub block reset control register	0x0000_0000						
ACTL_RDSTB	0xB000_9008	R/W	DMA destination base address register for record	0x0000_0000						
ACTL_RDST_LENGTH	0xB000_900C	R/W	DMA destination length register for record	0x0000_0000						
ACTL_RDSTC	0xB000_9010	R	DMA destination current address register for record	0x0000_0000						
ACTL_RSR	0xB000_9014	R/W	Record status register	0x0000_0000						
ACTL_PDSTB	0xB000_9018	R/W	DMA destination base address register for play	0x0000_0000						
ACTL_PDST_LENGTH	0xB000_901C	R/W	DMA destination length register for play	0x0000_0000						
ACTL_PDSTC	0xB000_9020	R	DMA destination current address register for play	0x0000_0000						
ACTL_PSR	0xB000_9024	R/W	Play status register	0x0000_0004						
ACTL_IISCON	0xB000_9028	R/W	IIS control register	0x0000_0000						
ACTL_ACCON	0xB000_902C	R/W	AC-link control register	0x0000_0000						
ACTL_ACOSO	0xB000_9030	R/W	AC-link out slot 0	0x0000_0000						
ACTL_ACOS1	0xB000_9034	R/W	AC-link out slot 1	0x0000_0080						
ACTL_ACOS2	0xB000_9038	R/W	AC-link out slot 2	0x0000_0000						
ACTL_ACISO	0xB000_903C	R	AC-link in slot 0	0x0000_0000						
ACTL_ACIS1	0xB000_9040	R	AC-link in slot 1	0x0000_0000						
ACTL_ACIS2	0xB000_9044	R	AC-link in slot 2	0x0000_0000						
ACTL_COUNTER	0xB000_9048	R/W	DMA counter down values	0xFFFF_FFF						

**R**: read only, **W**: write only, **R/W**: both read and write, **C**: Only value 0 can be written





#### Audio Control Register (ACTL\_CON)

The ACTL\_CON register control the basic operation of audio controller.

Registe	er	Addres	ss R/W	Description			Reset Value		
ACTL_CO	ON	0xB000_9	9000 R/W	000 R/W Audio Control Register		0x0000_0			
31	30	29	28	27	26	25	24		
				Reserved		NN	26		
23	22	21	20	19	18	17	16		
				Reserved		20	(0)		
15	14	13	12	11	10 9		8		
Re	eserved		R_DMA_IRQ	T_DMA_IRQ	Reserved		IIS_AC_PIN_SEL		
7	6	5	4	3	2	1	0		
FIFO_TH	Res	served	IRQ_DMA_c ounter_EN	IRQ_DMA_D ATA_zero_EN	BLOCK_EN[1:0]		Reserved		

Bits		Descriptions
[12]	R_DMA_IRQ	<b>Recording DMA Interrupt Request Bit.</b> When recording, when the DMA destination current address reach the DMA destination end address or middle address, the R_DMA_IRQ bit will be set to 1 automatically, and this bit could be cleared to 0 by CPU. The bit is hardwired to ARM as interrupt request signal with an inverter. The R_DMA_IRQ bit is read/write (write 1 to clear)
[11]	T_DMA_IRQ	<b>Transmit DMA Interrupt Request Bit.</b> When DMA current address reach the middle address (((ACTL_DESE - ACTL_DESB)-1)/2 + ACTL_DESB) or reach the end address ACTL_DESB, the bit T_DMA_IRQ will be set to 1, and this bit could be clear to 0 by write "1" by CPU. And the bit is hardwired to ARM as interrupt request signal with an inverter. The T_DMA_IRQ bit is read/write (write 1 to clear).
[8]	IIS_AC_PIN_SEL	IIS or AC-link Pin Selection If IIS_AC_PIN_SEL = 0, the pins select IIS If IIS_AC_PIN_SEL = 1, the pins select AC-link The IIS_AC_PIN_SEL bit is read/write
[7]	FIFO_TH	FIFO Threshold Control Bit If FIFO_TH=0, the FIFO threshold is 8 level If FIFO_TH=1, the FIFO threshold is 4 level The FIFO_TH bit is read/write

# nuvoTon

		IRO_DMA counter function enable Bit If IRQ_DMA_counter_EN=0, not allowed to generation T_DMA_IRQ			
[4]	IRQ_DMA_counter_EN	If IRQ_DMA_counter_EN =1, allowed to generation T_DMA_IRQ			
		The IRQ_DMA_counter_EN bit is read/write			
		IRQ_DMA_DATA zero and sign detect enable bit			
[3]	IRQ_DMA_DATA_zero_E N	If IRQ_DMA_DATA_zero_EN =0, not allowed to generation T_DMA_IRQ			
[5]		If IRQ_DMA_DATA_zero_EN =1, allowed to generation T_DMA_IRQ			
		The IRQ_DMA_DATA_zero_EN bit is read/write			
		Audio Interface Type Selection If BLOCK_EN[0]=0/1, IIS interface is disable/enable			
[2:1]	BLOCK_EN[1:0]	If BLOCK_EN[1]=0/1, AC-link interface is disable/enable			
		The BLOCK_EN[1:0] bits are read/write			



\_

### 32-BIT ARM926EJ-S BASED MCU

#### Sub-block Reset Control Register (ACTL\_RESET)

The value of ACTL\_RESET register controls the reset operation in each sub block.

Register Address R		R/W	Description	Reset Value	
ACTL_RESET	0xB000_9004	R/W	Sub block reset control	0x0000_0000	

				~/~				
30	29	28	27	26	25	24		
		Rese	rved	50	× Cos			
22	21	20	19	18	17	16		
Reserved								
14	13	12	11	10	9	8		
D_SINGLE	PLAY_	SINGLE		Reserved	YO,	AC_RECORD		
6	5	4	3	2	1	0		
IIS_RECORD	IIS_PLAY	DMA_count er_EN	DMA_DATA _zero_EN	Reserved	AC_RESET	IIS_RESET		
	22 14 D_SINGLE 6	22 21 14 13 D_SINGLE PLAY_5 6 5	Rese 22 21 20 Reserved 14 13 12 D_SINGLE PLAY_SINGLE 6 5 4 US_RECORD US_PLAY DMA_count	Reserved           22         21         20         19           Reserved           14         13         12         11           D_SINGLE         PLAY_SINGLE         OMA_count         DMA_DATA	Reserved           22         21         20         19         18           Reserved           14         13         12         11         10           D_SINGLE         PLAY_SINGLE         Reserved           6         5         4         3         2           US_RECORD         US_PLAY         DMA_count         DMA_DATA         Reserved	Reserved           22         21         20         19         18         17           Reserved           14         13         12         11         10         9           D_SINGLE         Reserved           6         5         4         3         2         1           US_RECORD         US_PLAY         DMA_count         DMA_DATA         Reserved         AC_RESET		

Bits		Descriptions					
		Audio Controller Reset Control Bit If ACTL_RESET = 1, the whole audio controller is reset					
[16]	ACTL_RESET	If ACTL_RESET = 0, the audio controller is normal operation					
		The ACTL_RESET bit is read/write					
		Record Single/Dual Channel Select Bits If RECORD_SINGLE[1:0]=11, the record is dual channel					
8.		If RECORD_SINGLE[1:0]=01, the record only select left channel					
[15:14]	RECORD_SINGLE	If RECORD_SINGLE[1:0]=10, the record only select right channel					
[=0111]		RECORD_SINGLE[1:0]=00 is reserved					
		Note that, when ADC is selected as record path, it only supported left channel record. The PLAY_SINGLE[1:0] bits are read/write					
X.	à th	Playback Single/Dual Channel Select Bits If PLAY_SINGLE[1:0]=11, the playback is in stereo mode					
[13:12]	PLAY_SINGLE	If PLAY_SINGLE[1:0]=10, the playback is in <b>mono</b> mode					
	Sp Co	PLAY_SINGLE[1:0]= 00 & 01 is reserved					
	Va L	The PLAY_SINGLE[1:0] bits are read/write					
		Publication Release Date: Jun. 18, 201 399 Revision: A					

# nuvoTon

AC link Record Control Bit	
If AC_RECORD=0, the record path of AC link is disat	ble
[8] AC_RECORD If AC_RECORD=1, the record path of AC link is enab	ble
The AC_RECORD bit is read/write	
AC link Playback Control Bit If AC_PLAY=0, the playback path of AC link is disabl	e
[7] AC_PLAY If AC_PLAY=1, the playback path of AC link is enable	e
The AC_PLAY bit is read/write	
IIS Record Control Bit           If IIS_RECORD=0, the record path of IIS is disable	n (C
[6] <b>IIS_RECORD</b> If IIS_RECORD=1, the record path of IIS is enable	
The IIS_RECORD bit is read/write	
IIS Playback Control Bit           If IIS_PLAY=0, the playback path of IIS is disable	30 S
[5] <b>IIS_PLAY</b> If IIS_PLAY=1, the playback path of IIS is enable	
The IIS_PLAY bit is read/write	20
DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	
[4] <b>DMA_counter_EN</b> If DMA_counter_EN =1, enable DMA counter function	
The DMA_counter_EN bit is read/write	
DMA_DATA zero and sign detect enable bit	
[3] DMA_DATA_zero_ If DMA_DATA_zero_EN =0, not enable DMA_DATA zero_function	ero and sign detect
If DMA_DATA_zero_EN =1, enable DMA_DATA zero and si	ign detect function
The DMA_DATA_zero_EN bit is read/write	
AC link Sub Block RESET Control Bit If AC_RESET=0, release the AC link function block fr	rom reset mode
[1] AC_RESET If AC_RESET=1, force the AC link function block to r	reset mode
The AC_RESET bit is read/write	
IIS Sub Block RESET Control Bit	reset mode
If IIS_RESET=0, release the IIS function block from	
[0] <b>IIS_RESET</b> If IIS_RESET=0, release the IIS function block from If IIS_RESET=1, force the IIS function block to reserve	

#### DMA Record Destination Base Address (ACTL\_RDSTB)

The value in ACTL\_RDSTB register is the record destination base address of DMA, and only could be changed by CPU.

Register	Address	R/W	Description	Reset Value	
ACTL_RDSTB	0xB000_9008	R/W	DMA record destination base address	0x0000_0000	

31	30	29	28	27	26	25	24				
AUDIO_RDSTB[31:24]											
23	22	21	20	19	18	17	16				
	AUDIO_RDSTB[23:16]										
15	14	13	12	11	10	9	8				
		AL	JDIO_RDST	B[15:8]		10	S.				
7	6	5	4	3	2	1	0				
	AUDIO_RDSTB[7:0]										

Bits		Descriptions					
[21,0]		32-bit Record Destination Base Address					
[31:0] AUDIO_RDSTB	The AUDIO_RDSTB[31:0] bits are read/write.						

#### DMA Destination End Address (ACTL\_RDST\_LENGTH)

The value in ACTL\_RDST\_LENGTH register is the record destination address length of DMA, and the register could only be changed by CPU.

Register	Address	R/W	Description	<b>Reset Value</b>
ACTL_RDST_LENGTH	0xB000_900C	R/W	DMA record destination address length	0x0000_000 0

31	30	29	28	27	26	25	24			
AUDIO_RDST_L[31:24]										
23	22	21	20	19	18	17	16			
		AUI	DIO_RDST_	L[23:16]		02.0	$\sim$			
15	14	13	12	11	10	9	8			
		AU	DIO_RDST	_L[15:8]		No.	2			
7	6	5	4	3	2	1	0			
	AUDIO_RDST_L[7:0]									

Bits	Descriptions			
[31:0	[31:0 ] AUDIO_RDST_L	32-bit Record Destination Address Length		
]		The AUDIO_RDST_L[31:0] bits are read/write.		



#### DMA Destination Current Address (ACTL\_RDSTC)

The value in ACTL\_RDSTC is the DMA record destination current address; this register could only be read by CPU.

Register	Address	R/W	Description	Reset Value	
ACTL_RDSTC	0xB000_9010	R	DMA record destination current address	0x0000_0000	

						An and a second s		
31	30	29	28	27	26	25	24	
	AUDIO_RDSTC[31:24]							
23	22	21	20	19	18	17	16	
	AUDIO_RDSTC[23:16]							
15	14	13	12	11	10	9	8	
	AUDIO_RDSTC[15:8]							
7	6	5	4	3	2	1	0	
	AUDIO_RDSTC[7:0]							

Bits	Descriptions			
[31:0	AUDIO_RDSTC	32-bit Record Destination Current Address		
]		The AUDIO_RDSTC[31:0] bits are read only.		



#### Audio Controller Record Status Register (ACTL\_RSR)

Regist	er	Α	ddress	R/W	Description			Reset Value
ACTL_R	SR	0xB	000_9014	R/W	Audio controller FIFO and DMA status register for record			0x0000_0000
KOS IN								
31	3	0	29	28	27	26	25	24
					RESER\	/ED	Con Da	
23	2	2	21	20	19	18	17	16
					RESER\	/ED	SAT	6
15	1	4	13	12	11	10	9	8
					RESER\	/ED	16	
7	6	•	5	4	3 2 1		0	
	RESERVED R_FIFO_FULL R_DMA_END_I R_DMA_MIDDLE RQIRQ							

	Bits		Descriptions
			Record FIFO Full Indicator Bit If R_FIFO_FULL=0, the record FIFO not full
	[2]	R_FIFO_FULL	If R_FIFO_FULL=1, the record FIFO is full
			The R_FIFO_READY bit is read only
			DMA End Address Interrupt Request Bit for Record If R_DMA_END_IRQ=0, means record DMA address does not reach the end address
	[1] <b>R_DMA_END_IRQ</b>	R_DMA_END_IRQ	<pre>If R_DMA_END_IRQ=1, means record DMA address reach the end address</pre>
2			The R_DMA_END_IRQ bit is readable, and only can be clear by write $``1''$ to this bit
0		N.	DMA Address Interrupt Request Bit for Record If R_DMA_MIDDLE_IRQ=0, means record DMA address does not reach the middle address
	[0]	R_DMA_MIDDLE_IRQ	If R_DMA_MIDDLE_IRQ=1, means record DMA address reach the middle address
		C. Da	The R_DMA_MIDDLE_IRQ bit is readable, and only can be clear by write "1" to this bit
			Publication Release Date: Jun. 18, 201 404 Revision: A

#### DMA Play Destination Base Address (ACTL\_PDSTB)

The value in ACTL\_PDSTB register is the play destination base address of DMA, and only could be changed by CPU.

Register	Address R/W		Description	Reset Value	
ACTL_PDSTB	0xB000_9018	R/W	DMA play destination base address	0x0000_0000	

					11/2			
31	30	29	28	27	26	25	24	
AUDIO_PDSTB[31:24]								
23	22	21	20	19	18	17	16	
AUDIO_PDSTB[23:16]								
15	14	13	12	11	10	9	8	
AUDIO_PDSTB[15:8]								
7	6	5	4	3	2	1	0	
	AUDIO_PDSTB[7:0]							

Bits	Descriptions			
[31:0	[31:0 ] AUDIO_PDSTB	32-bit Play Destination Base Address		
]		The AUDIO_PDSTB[31:0] bits are read/write.		

#### DMA Destination End Address (ACTL\_PDST\_LENGTH)

The value in ACTL\_PDST\_LENGTH register is the play destination address length of DMA, and the register could only be changed by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_PDST_LENGTH	0xB000_901C	R/W	DMA play destination address length	0x0000_0000

					11/2			
31	30	29	28	27	26	25	24	
AUDIO_PDST_L[31:24]								
23	22	21	20	19	18	17	16	
AUDIO_PDST_L[23:16]								
15	14	13	12	11	10	9	8	
	AUDIO_PDST_L[15:8]							
7	6	5	4	3	2	1	0	
	AUDIO_PDST_L[7:0]							

Bits	Descriptions			
[31:0	AUDIO_PDST_L	32-bit Play Destination Address Length		
]		The AUDIO_PDST_L[31:0] bits are read/write.		

#### DMA Destination Current Address (ACTL\_PDSTC)

The value in ACTL\_PDSTC is the DMA play destination current address; this register could only be read by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_PDSTC	0xB000_9020	R	DMA play destination current address	0x0000_0000

31	30	29	28	27	26	25	24				
AUDIO_PDSTC[31:24]											
23	22	21	20	19	18	17	16				
	AUDIO_PDSTC[23:16]										
15	14	13	12	11	10	9	8				
		AL	JDIO_PDST	C[15:8]		(1)	S.				
7	6	5	4	3	2	1	0				
		Α	UDIO_PDS	FC[7:0]		12	15				

Bits		Descriptions					
[31:0		32-bit Play Destination Current Address					
]	AUDIO_PDSTC	The AUDIO_PDSTC[31:0] bits are read/write.					



#### Audio Controller Playback Status Register (ACTL\_PSR)

Regi	ster	Addres	s R/W	Description			Reset Value			
ACTL_	_PSR	0xB000_9	024 R/W	Audio controller FIFO and DMA status register for playback			0x0000_0004			
					XD	200				
31	30	29	28	27	26	25	24			
	RESERVED									
23	22	21	20	19	18	17	16			
				RESER\	/ED	SAT				
15	14	13	12	11	10	9	8			
				RESER\	/ED	10				
7	6	5	4	3	2	1	0			
			DMA_cou nter_IRQ	DMA_D ATA_zer o_IRQ	P_FIFO_EMP TY	P_DMA_END _IRQ	P_DMA_MIDDL E_IRQ			

Bits		Descriptions
[4]	DMA_counter_IRQ	DMA counter IRQ If DMA_counter_IRQ=0, not found DMA_counter to zero If DMA_counter_IRQ =1, DMA_COUNTER counter down to zero
		The DMA_counter_IRQ bit is readable , and only can be clear by write "1" to clear this bit
		DMA_DATA zero IRQ
2		If DMA_DATA_zero_IRQ =0, not found DMA DATA is zero or sign change(two channel)
[3]	DMA_DATA_zero_IRQ	If DMA_DATA_zero_IRQ =1, found DMA DATA is zero or sign change (two channel)
	18 C	The DMA_DATA_zero_IRQ bit is readable , and only can be clear by write "1" to clear this bit
×.		Playback FIFO Empty Indicator Bit If P_FIFO_EMPTY=0, the playback FIFO is not empty
[2]	P_FIFO_EMPTY	If P_FIFO_EMPTY=1, the playback FIFO is empty
	TON D.	The P_FIFO_EMPTY bit is read only
	P_DMA_END_IRQ	DMA End Address Interrupt Request Bit for Playback If P_DMA_END_IRQ=0, means playback DMA address does not reach the end address
[1]		If P_DMA_END_IRQ=1, means playback DMA address reach the end address
	1.682	The P_DMA_END_IRQ bit is readable, and only can be clear by

# nuvoTon

		write "1" to this bit
		DMA Address Interrupt Request Bit for Playback If P_DMA_MIDDLE_IRQ=0, means playback DMA address does not reach the middle address
[0]	P_DMA_MIDDLE_IRQ	If P_DMA_MIDDLE_IRQ=1, means playback DMA address reach the middle address
		The P_DMA_MIDDLE_IRQ bit is readable, and only can be clear by write "1" to this bit

Play	DMA_DATA_zero_E	DMA_DATA_zero_IR	1 Sh
(0xB000_9004;bit7,5)	<b>N</b> (0xB000_9004;bit 3)	<b>Q</b> (0xB000_9024; bit 3)	NO LA
1	0	0	play
1	0	0	Play
1	1	0	Play
1	1	1	Play (output 0,DMA not stop)
0	0	0	stop
0	0	0	Stop
0	1	0	Play
0	1	1	Stop (DMA stop and output 0 after output data is zero)





#### IIS Control Register (ACTL\_IISCON)

Registe	r	Ad	dress	R/W	Descript	ion		Re	Reset Value	
ACTL_IISC	CON 0xB000_9028		R/W	IIS contro	IIS control register		0x(	0000_0000		
No the state										
31		30	29		28	27	26	25	24	
					RESER	VED	20.0	2		
23	1	22	21		20	19	18	17	16	
		RES	ERVED				PR	S[3:0]		
15	-	14	13		12	11	10	9	8	

15	14	13	12	11	10	7	0			
RESERVED										
7	6	5	4	3	2	1	0			
BCLK_SEL[1:0] FS_SEL MCLK_SEL FORMAT RESERVE										
						1	102 201			

Bits		Descriptions
		IIS Frequency Pre-scalar Selection Bits. (FPLL is the input PLL frequency, MCLK is the output main clock) If PSR[3:0]=0000, MCLK=FPLL/1
		If PSR[3:0]=0001, MCLK=FPLL/2
		If PSR[3:0]=0010, MCLK=FPLL/3
		If PSR[3:0]=0011, MCLK=FPLL/4
		If PSR[3:0]=0100, MCLK=FPLL/5
		If PSR[3:0]=0101, MCLK=FPLL/6
2		If PSR[3:0]=0110, MCLK=FPLL/7
1		If PSR[3:0]=0111, MCLK=FPLL/8
[19:16]	PRS	If PSR[3:0]=1000, reserved
	20	If PSR[3:0]=1001, MCLK=FPLL/10
	W.	If PSR[3:0]=1010, reserved
KO	No.	If PSR[3:0]=1011, MCLK=FPLL/12
20	37.4	If PSR[3:0]=1100, reserved
	C2	If PSR[3:0]=1101, MCLK=FPLL/14
	Sh	If PSR[3:0]=1110, reserved
	N/S	If PSR[3:0]=1111, MCLK=FPLL/16
	~	(when the division factor is 3/5/7, the duty cycle of MCLK is not 50%, the high duration is 0.5*FPLL)
		The PSR[3:0] bits are read/write

# nuvoTon

		If BCLK_SEL[1:0]=01, the frequency of bit clock (BCLK) is MCLK/12 The BCLK_SEL[1:0] bits are read/write							
		If BCLK_SEL	IIS Sampling Frequency Selection Bit If BCLK_SEL[1:0]=00, and FS_SEL=0, 32fs is selected, the sampling frequency (LRCLK) = MCLK/(8*32) = MCLK/(256)						
				S_SEL=1, 48fs i LK/(8*48) = MC		sampling			
		frequency	(LRCLK) = MC	it is ignored, 32 LK/(12*32) = M		he samplin			
[5]	FS_SEL	(fs is sampli	2 ,						
		The FS_SEL bit Example:	is read/write						
		MCLK	Sample Rate	Sample Freq.	BCLK_SEL	FS_SEI			
		12.288MHz	32fs	48.0KHz	00	0			
		16.934MHz	32fs	44.1KHz	01	0			
[3]	FORMAT		-	format is selected					
[3]	FORMAT		L, MSB-justified	e format is select format is selecte					



#### AC-link Control Register (ACTL\_ACCON)

Register	Ad	dress	R/W	Descri	ption	Rese	t Value	
ACTL_ACC	3000_9020	C R/W	AC-link	control registe	er	0x000	0x0000_0000	
21	20	20		20	27	24	25	24

31	30	29	28	27	26	25	24			
	RESERVED									
23	22	21	20	19	18	17	16			
			RESE	ERVED	20	Sh				
15	14	13	12	11	10	9	8			
			RESE	ERVED		520.	S			
7	6	5	4	3	2	1	0			
RESERVED		AC_BCLK_P U_EN	AC_R_FINI SH	AC_W_FINI SH	AC_W_RES	AC_C_RES	RESERVED			
						Mr.	22 20			

Bits		Descriptions				
	AC_BCLK_PU_E	AC_BCLK Pin Pull-high Resister Enable If AC_BCLK_PU_EN=0, the AC_BCLK pin pull-high resister will be disabled				
[5]	N	If AC_BCLK_PU_EN=1, the AC_BCLK pin pull-high resister will be enabled				
		The AC_BCLK_PU_EN bit is read/write.				
[4]	AC_R_FINISH	AC-link Read Data Ready Bit. When read data indexed by previous frame is shifted into ACTL_ACIS2, the AC_R_FINISH bit will be set to 1 automatically. After CPU read out the read data, AC_R_FINISH bit will be cleared to 0. If AC_R_FINISH=0, read data buffer has been read by CPU				
1		If AC_R_FINISH=1, read data buffer is ready for CPU read				
	324	The AC_R_FINISH bit is read only				
[3] AC_W_FINISH		<ul> <li>AC-link Write Frame Finish Bit.</li> <li>When writing data to register ACTL_ACOS0, the AC_W_FINISH bit will be set to 1 automatically. After AC-link interface shift out the register ACTL_ACOS0, the AC_W_FINISH bit will be cleared to 0.</li> <li>If AC_W_FINISH=0, AC-link control data out buffer has been shifted out to codec by CPU and data out buffer is empty.</li> </ul>				
	N AN	If AC_W_FINISH=1, AC-link control data out buffer is ready to be shifted out(After users have wrote data into register ACTL_ACOS0)				
	0	The AC_W_FINISH bit is read only				



[2]	AC_W_RES	AC-link Warm Reset Control Bit When this bit is set to 1, (AC-link begin warn reset procedure, after warn reset procedure finished, this bit will be cleared automatically) the interface signal AC_SYNC is high, when this bit is set to 0, the interface signal AC_SYNC is controlled by AC_BCLK input when this bit is set to 1. Note the AC-link spec. shows it need at least 10 us high duration of AC_SYNC to warn reset AC97. If AC_W_RES=0, AC_SYNC pin is controlled by AC_BCLK input pin If AC_W_RES=1, AC_SYNC pin is forced to high The AC_W_RES bit is read/write
[1]	AC_C_RES	AC-link Cold Reset Control Bit When this bit is set to 1, the interface signal AC_RESETB is low, when this bit is set to 0, the signal AC_RESETB is high. Note the AC-link spec. Shows it need at least 10 us low duration of AC_RESETB to cold reset AC97. If AC_C_RES=0, AC_RESETB pin is set to 1 If AC_C_RES=1, AC_RESETB pin is set to 0 The AC_C_RES bit is read/write



# nuvoTon

## 32-BIT ARM926EJ-S BASED MCU

#### AC-link output slot 0 (ACTL\_ACOS0)

The ACTL\_ACOS0 register store the slot 0 value to be shift out by AC-link. Note that write data to ACTL\_ACOS0 register when AC\_W\_FINISH bit (ACTL\_ACCON[3]) is set is invalid. Therefore, check AC W FINISH bit status before write data into ACTL ACOSO register.

Register	Address	R/W	Description	Reset Value
ACTL_ACOSO	0xB000_9030	R/W	AC-link out slot 0	0x0000_0000
			510	ICS:

31	30	29	28	27	26	25	24
			RESER	VED		(D)	22
23	22	21	20	19	18	17	16
			RESER	VED		S.	2 2
15	14	13	12	11	10	9	8
			RESER	VED		1	12
7	6	5	4	3	2	1	0
	RESERVED		VALID_ FRAME		SLOT_VA	LID[3:0]	

	Bits		Descriptions					
			Frame Valid Indicated Bits VALID_FRAME=1, any one of slot is valid					
	[4]	VALID_FRAME	VALID_FRAME=0, no any slot is valid					
	2		The VALID_FRAME bits are read/write					
2	1		Slot Valid Indicated Bits SLOT_VALID[0]= 1/0, indicate Slot 1 valid/invalid					
2	2.7	000	SLOT_VALID[1]= 1/0, indicate Slot 2 valid/invalid					
	[3:0]	SLOT_VALID[3:0]	SLOT_VALID[2]= 1/0, indicate Slot 3 valid/invalid					
		1.15	SLOT_VALID[3]= 1/0, indicate Slot 4 valid/invalid					
		2.42	The SLOT_VALID[3:0] bits are read/write					
			Publication Release Date: Jun. 18, 2010 414 Revision: A4					

#### The AC-link output slot 1 (ACTL\_ACOS1)

The ACTL\_ACOS1 register store the slot 1 value to be shift out by AC-link.

Register Address		R/W	Description			Rese	Reset Value		
ACTL_ACOS1 0xE		0_9034	R/W	AC-link ou	AC-link out slot 1		0x00	0x0000_0080	
					Y	11/2			
31	30	29	)	28	27	26	25	24	
				RESER	VED	5%	× Cos		
23	22	21		20	19	18	17	16	
				RESER	VED	2	20.0	(	
15	14	13	3	12	11	10	9	8	
RESERVED									
7	6	5		4	3	2	1	0	
R_WB				R	INDEx[6:0	9]	1	122 2	

Bits		Descriptions
		Read/Write Select Bit If R_WB=1, a read specified by R_INDEx[6:0] will occur, and the data will appear in next frame
[7]	R_WB	If R_WB=0, a write specified by R_INDEx[6:0] will occur, and the write data is put at out slot 2
		The R_WB bit is read/write
[6:0]	R_INDEx[6:0]	External AC97 CODEC Control Register Index (address) Bits The R_INDEx[6:0] bits are read/write

#### AC-link output slot 2 (ACTL\_ACOS2)

The ACTL\_ACOS2 register store the slot 2 value to be shift out by AC-link.

Register		Add	ress	R/W	Description			Rese	Reset Value	
ACTL_ACO	S2	0xB000_9038		R/W	AC-link ou	AC-link out slot 2		0x0000_000		
						7	St. 4.			
31		30	29	•	28	27	26	25	24	
					RESER	VED	56	Co.		
23	2	22	21		20	19	18	17	16	
					RESER	VED	0	20 0		
15		14	13	5	12	11	10	9	8	
WD[15:8]										
7		6	5		4	3	2	1	0	
					WD[7	:0]		1	122.0	

Bits	Descriptions						
[15:0]	WD[15:0]	AC-link Write Data The WD[15:0] bits are read/write					



#### AC-link input slot 0 (ACTL\_ACISO)

The ACTL\_ACIS0 store the shift in slot 0 data of AC-link.

Register A		Address	R/W	Descript				Reset Value
		0xB000_903C	R	AC-link in	slot 0	972 V	2	0x0000_0000
						S.	40	
31	30	29		28	27	26	25	24
				RESER	VED		9.6	2
23	22	21		20	19	18	17	16
				RESER	VED		-Q	
15	14	13		12	11	10	9	8
RESERVED								
7	6	5		4	3	2	1	0
	RESER	VED	CODE	C_READY		SLOT_V	ALID[3:	0]

Bits		Descriptions						
[4]	CODEC_READY	External AC97 Audio CODEC Ready Bit If CODEC_READY=0, indicate external AC97 audio CODEC is not ready						
		If CODEC_READY=1, indicate external AC97 audio CODEC is ready						
		The CODEC_READY bit is read only						
*		Slot Valid Indicated Bits SLOT_VALID[0]= 1/0, indicate Slot 1 valid/invalid						
		SLOT_VALID[1]= 1/0, indicate Slot 2 valid/invalid						
[3:0]	SLOT_VALID[3:0]	SLOT_VALID[2]= 1/0, indicate Slot 3 valid/invalid						
Sto.	200	SLOT_VALID[3]= 1/0, indicate Slot 4 valid/invalid						
	A Startes	The SLOT_VALID[3:0] bits are read						
		Publication Release Date: Jun. 18, 203 417 Revision: A						



#### AC-link input slot 1 (ACTL\_ACIS1)

Register	Address	R/W	Description	Reset Value
ACTL_ACIS1	0xB000_9040	R	AC-link in slot 1	0x0000_0000

The ACTL\_ACIS1 stores the shift in slot 1 data of AC-link.

					A DECK OF A				
31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
			RESERVED			(0)	R_INDEx[6]		
7	6	5	4	3	2	1	0		
	R_INDEx[5:0]						_REQ[1:0]		

Bit	ts		Descriptions
[8:]	2]	R_INDEx[6:0]	<b>Register Index.</b> The R_INDEx[6:0] echo the register index (address) when a register read has been requested in the previous frame. The R_INDEx[6:0] bits are read only
[1:0] <b>SLOT_REQ[1:0]</b>	<pre>Slot Request. The bits indicate if the external codec need new PCM data that will transfer in next frame. Any bit in SLOT_REQ[1:0] is set to 1, indicate external codec does     not need a new sample in the corresponding slot[3:4] of the next     frame</pre>		
			Any SLOT_REQ[1:0] is clear to 0, indicate external codec need a new sample in the corresponding slot[3:4] of the next frame
		The SLOT_REQ[1:0] bits are read only	



#### AC-link input slot 2 (ACTL\_ACIS2)

The ACTL\_ACIS2 stores the shift in slot 2 data of AC-link.

Register	Register Address R/W Description		ion		Reset Value			
ACTL_ACIS2	0xB000	0_9044	R AC-link in slot 2		and and	0x0000		
					Y	55.7		
31	30	29	)	28	27	26	25	24
				RESER	VED	50	Co.	
23	22	21		20	19	18	17	16
				RESER	VED	5	20 6	
15	14	13		12	11	10	9	8
RD[15:8]								
7	6	6 5 4 3 2				2	1	0
				RD[7	:0]		1	122.0

Bits	Descriptions						
[15:0]	RD[15:0]	AC-link Read Data. The RD[15:0] bits are read only					



#### DOWN\_COUNTER Control Register (ACTL\_counter)

Register	Address	R/W	Description	Reset Value
ACTL_COUNTER	0xB000_9048	R/W	DMA down counter register	0xFFFF_FFFF
			XCA Prove	

31	30	29	28	27	26	25	24	
ACTL_COUNTER[31:24]								
23	22	21	20	19	18	17	16	
	ACTL_COUNTER[23:16]							
15	14	13	12	11	10	9	8	
				AC	TL_COUN	ITER[15:8]		
7	6	5	4	3	2	1	0	
	ACTL_COUNTER[7:0]							

Bits	Descriptions					
[31:0]	ACTL_COUNTE R	ACTL_COUNTER is Read and Write Data. The ACTL_COUNTER[31:0] bits are read and write, When the register is Zero that set DMA_counter_IRQ bit =1.				



# nuvoTon

### 32-BIT ARM926EJ-S BASED MCU

# 7.13 ATAPI Interface Controller

The ATAPI compliant host interface controller supports the entire ATAPI transfer mode, such as register transfer mode, PIO transfer mode, Multiword DMA transfer mode and Ultra-DMA transfer mode. This chip uses two 512 bytes external FIFO for DMA/UDMA mode to provide high performance data transfer. It is an asynchronous design with two different clock domains, and the core frequency can be 33MHz or 66MHz.

The ATAPI Host Interface Controller can perform following transfer modes:

Register Transfer Mode (Mode 0 - 4)	When CPU accesses ATAPI device's command block registers, this mode will be executed.
PIO Transfer Mode (Mode 0 - 4)	When CPU accesses ATAPI device's data register, this mode will be executed.
DMA Transfer Mode (Mode 0 - 2)	DMA transfer mode is the default mode when an ATAPI device initiates a DMA transfer. Software can set the internal DMA controller to process data transfer. When engine clock is 33MHz, only Mode 0 can be supported.
Ultra-DMA Transfer Mode (Mode 0 - 4)	The Ultra-DMA transfer mode is used for the ATAPI device with the Ultra-DMA transfer mode. Software can set the internal DMA controller to process data transfer. When running at Ultra-DMA transfer mode, the engine clock should be set to 66MHz, and HCLK should be higher than 66MHz or only Mode 0 can be supported.

The ATAPI Host Interface Controller has following features:

ATAPI I/O Interface, ATA/ATAPI-6 compatible

Provide register transfer mode for read/write device command block registers

Provide PIO data transfer mode

Provide Multiword DMA data transfer mode

Provide Ultra-DMA data transfer mode

Support FIFO interface to connect with external FIFO, two 512 bytes FIFO are available

Support for 33/66 MHz engine clock

# nuvoTon

### 32-BIT ARM926EJ-S BASED MCU

# 7.13.1 ATAPI Interface Controller Registers Map

Register	Offset	R/W	Description	Reset Value
TA_BA = 0xB00	00_A000	<u> </u>		
CSR	0xB000_A000	R/W	Control and Status Register	0x0000_0000
INTR	0xB000_A004	R/W	Interrupt Control and Status Register	0x0000_0000
PINSTAT	0xB000_A008	R	Status of ATAPI Input Pins	N/A
DMACSR	0xB000_A00C	R/W	DMA Control and Status Register	0x0000_0004
SECCNT	0xB000_A010	R/W	Sector Count Register for DMA Transfer	0x0000_000
REGTTR	0xB000_A020	R/W	Register Transfer Timing Control Register	0x0109_0103
PIOTTR	0xB000_A024	R/W	PIO Transfer Timing Control Register	0x0105_0104
DMATTR	0xB000_A028	R/W	DMA Transfer Timing Control Register	0x0002_0606
UDMATTR	0xB000_A02C	R/W	UDMA Transfer Timing Control Register	0x0002_0206
ATA_DATA	0xB000_A100	R/W	Data Register	N/A
ATA_FEA	0xB000_A104	W	Feature Register	N/A
ATA_ERR	0xB000_A104	R	Error Register	N/A
ATA_SEC	0xB000_A108	R/W	Sector Count Register	N/A
ATA_LBAL	0xB000_A10C	R/W	LBA Low Register	N/A
ATA_LBAM	0xB000_A110	R/W	LBA Mid Register	N/A
ATA_LBAH	0xB000_A114	R/W	LBA High Register	N/A
ATA_DEVH	0xB000_A118	R/W	Device/Head Register	N/A
ATA_COMD	0xB000_A11C	W	Command Register	N/A
ATA_STAT	0xB000_A11C	R	Status Register	N/A
ATA_DCTRL	0xB000_A120	W	Device Control Register	N/A
ATA_ASTAT	0xB000_A120	R	Alternate Status Register	N/A

R: read only, W: write only, R/W: both read and write



Control and Status Register (CSR)

Register	Offset	R/W	Descriptio	Description			ion Re		eset Value
CSR	0xB000_A000	R/W	Control and	Control and Status Register					
				~~~	N. K.				
31	30	29	28	27	26	25	24		
			Res	served	Carl L	200			
23	22	21	20	19	18	17	16		
			Res	served	5%	Co.			
15	14	13	12	11	10	9	8		
			Res	served	1	2 10			
7	6	5	4	3	2	1	0		
	Reserv	ed		HI_FREQ	ATA_EN	RESETn	SW_RST		
1						100h	(0)		

Bits	Descriptions					
		Engine Clock is in High Frequency				
[3]	HI_FREQ	This bit will effect some engine core logics, software should set this bit exactly match the actual engine clock which been used.				
[-]		0 = Engine clock is 33MHz.				
		1 = Engine clock is 66MHz.				
		Hardware ATAPI Mode Enable				
[2]	ATA_EN	0 = Disable ATAPI core.				
		1 = Enable ATAPI core.				
Sec.		Device Hardware Reset				
No.	RESETn	0 = The RESET- pin is negated (in <b>HIGH</b> level).				
[1]		1 = The RESET- pin is asserted (in <b>LOW</b> level).				
		<b>NOTE</b> : Software should control this bit to generate a waveform like HIGH -> LOW -> HIGH, and according to ATAPI-6 specification, the LOW period should be at least 2ms.				
1		Software Engine Reset				
	Sol -	0 = Writing 0 to this bit has no effect.				
[0]	SW_RST	1 = Writing 1 to this bit will reset the internal state machine and counters (include DMACSR[DMAen], DMACSR[UDMAen] and DMACSR[EOSS]). The contents of control register will not be cleared. This bit will auto clear after few clock cycles.				
		Publication Release Date: Jun. 18, 2010 423 Revision: A4				



#### Interrupt Control and Status Register (INTR)

Register	Offset	R/W	Description	Reset Value
INTR	0xB000_A004	R/W	Interrupt Control and Status Register	0x0000_0000
			XCA P w	

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Re	served	Si	b Co.			
15	14	13	12	11	10	9	8		
	Rese	erved		DTA_IF	EOS_IF	DMARQ_IF	INTRQ_IF		
7	6	5	4	3	2	1	0		
	Rese	rved		DTA_IE	EOS_IE	DMARQ_IE	INTRQ_IE		
,									

	Descriptions						
		DMAC READ/WRITE Target Abort Interrupt Flag					
		This bit indicates DMAC received an ERROR response from internal AHB bus during DMA read/write operation.					
[11]	DTA_IF	0 = No bus ERROR response received.					
		1 = Bus ERROR response received.					
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.					
		End of Sectors Transfer Interrupt Flag					
[40]		0 = End of sectors condition did not occur.					
[10]	EOS_IF	1 = End of sectors condition occurred.					
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.					
2-2	DMARQ_IF	DMARQ Interrupt Flag					
		0 = No DMARQ assertion/negation is detected.					
- XV		1 = DMARQ assertion/negation is detected.					
[9]		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it. If the DMARQ_IF is cleared by writing '1' to it, while the DMARQ line is still asserted or negated; this bit remains '0' until a new assertion/negation is detected on DMARQ line.					



		INTRQ Interrupt Flag
	INTRQ_IF	0 = No INTRQ assertion is detected.
[8]		1 = INTRQ assertion is detected.
[-]		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it. If the INTRQ_IF is cleared by writing '1' to it, while the INTRQ line is still asserted; this bit remains '0' until a new assertion is detected on INTRQ line.
		DMAC READ/WRITE Target Abort Interrupt Enable
[3]	DTA_IE	0 = Disable DMAC READ/WRITE target abort interrupt generation.
		1 = Enable DMAC READ/WRITE target abort interrupt generation.
		End of Sectors Transfer Interrupt Enable
[2]	EOS_IE	0 = The core will not generate interrupt when end of sectors transfer occurred.
		1 = The core will generate interrupt when end of sectors transfer occurred.
		Device DMARQ Interrupt Enable
[1]	DMARQ_IE	0 = DMARQ assertion/negation from ATAPI device will not cause an interrupt.
		1 = DMARQ assertion/negation from ATAPI device will cause an interrupt.
		Device INTRQ Interrupt Enable
[0]	INTRQ_IE	0 = INTRQ assertion from ATAPI device will not cause an interrupt.
		1 = INTRQ assertion from ATAPI device will cause an interrupt.



IORDY

DMARQ

INTRQ

#### Status of ATAPI Input Pins (PINSTAT)

Reserved

Re	gister	Offset	R/W	Description				Reset Value
F	PINSTAT	0xB000_A008	R	Status of ATAPI Input Pins			N/A	
	31	30	29	28	27	26	25	24
				Rese	erved	CYL T	2	
	23	22	21	20	19	18	17	16
				Rese	erved	Silo	Co.	
	15	14	13	12	11	10	9	8
				Rese	erved	1	22. 4	A
	7	6	5	4	3	2	1	0

Dite	Deceminations		
Bits	Descriptions		
		IORDY Pin Status (Read Only)	
503		This bit indicates the status on IORDY input pin.	
[2]	IORDY	0 = Input pin is <b>LOW</b> level.	
		1 = Input pin is <b>HIGH</b> level.	
	DMARQ	DMARQ Pin Status (Read Only)	
		This bit indicates the status on DMARQ input pin.	
[1]		0 = Input pin is <b>LOW</b> level.	
		1 = Input pin is <b>HIGH</b> level.	
- Star		INTRQ Pin Status (Read Only)	
12		This bit indicates the status on INTRQ input pin.	
[0]	INTRQ	0 = Input pin is <b>LOW</b> level.	
	324	1 = Input pin is <b>HIGH</b> level.	

THE STATE OF THE S



#### DMA Control and Status Register (DMACSR)

Register	ster Offset		Description	Reset Value	
DMACSR	0xB000_A00C	R/W	DMA Control and Status Register	0x0000_0004	

					and the second s		
31	30	29	28	27	26	25	24
			Rese	erved	521 5	20	
23	22	21	20	19	18	17	16
			Rese	erved	5%	Co.	
15	14	13	12	11	10	9	8
		Rese	erved		0	EOSS	DMATIP
7	6	5	4	3	2	1	0
	Reserved		DMAstop	DMAdir	EOSen	UDMAen	DMAen
	Resei veu		DiviAstop	DIVIAUII	EOSEII	UDIVIAEIT	DIVIAEIT

Bits	Descriptions							
		End of Sector Status (Read Only)						
[9]	EOSS	0 = Sectors of host controller are transferred incompletely.						
		1 = Sectors of host controller are transferred completely.						
		DMA/UDMA Transfer in Progress (Read Only)						
[8]	DMATIP	0 = DMA/UDMA transfer is not in progress.						
		1 = DMA/UDMA transfer is in progress.						
		DMA Stop Condition Generation						
[4]	DMAstop	0 = No effect.						
-		1 = Generating a STOP condition to terminate DMA/UDMA transfer.						
h A		DMA/UDMA Transfer Direction						
[3]	DMAdir	0 = Data-in transfer. (READ, data from Device to Host)						
	A.	1 = Data-out transfer. (WRITE, data from Host to Device)						
		Publication Release Date: Jun. 18, 2010 427 Revision: A4						



[2]	EOSen	<ul> <li>Enable DMA Stop Condition When End of Sector Transfer Occurred</li> <li>0 = The core will not stop DMA process if sectors are transferred completely.</li> <li>1 = The core will stop DMA process if sectors are transferred completely.</li> </ul>			
		Ultra DMA Transfer Start			
		0 = No effect (UDMA transfer did not start).			
[1]	UDMAen	1 = Start/Enable UDMA transfer.			
[+]		<b>NOTE:</b> Enable UDMA transfer will disable the PIO/DMA transfer function. This bit will auto clear when the sectors to be transferred are completed or DMACSR[DMAstop]/CSR[SW_RST] is set.			
		DMA Transfer Start			
		0 = No effect (DMA transfer did not start).			
[0]	DMAen	1 = Start/Enable DMA transfer.			
[3]	Dinkon	<b>NOTE</b> : Enable DMA transfer will disable the PIO/UDMA transfer function. This bit will auto clear when the sectors to be transferred are completed or DMACSR[DMAstop]/CSR[SW_RST] is set.			





#### Sector Count Register for DMA Transfer (SECCNT)

Register Offset R/W		R/W	Description	Reset Value	
SECCNT	0xB000_A010	R/W	Sector Count Register for DMA Transfer	0x0000_0001	
			NA CAL		

31	30	29	28	27	26	25	24
			Rese	erved	CYL T	200	
23	22	21	20	19	18	17	16
			Rese	erved	Silo	Co.	
15	14	13	12	11	10	9	8
			SECCN	T[15:8]	1	2 6	
7	6	5	4	3	2	1	0
			SECCN	IT[7:0]		10h	12
						~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0

Bits	Descriptions	
		Sector Count for DMA Transfer
		The registers define how many sectors will be transferred in internal DMAC. This also informs the host controller when DMA transfer will be completed.
[15:0]	SECCNT	NOTE1: If 0 is written, it means 65536 sectors will be transferred.
		<b>NOTE2</b> : This value is used only by ATAPI engine, and the unit of this value is 512 bytes.



#### Register Transfer Timing Control Register (REGTTR)


Reg	jister	Offset	R/W	Description Reset Val					ue
REC	GTTR	0xB000_A020	R/W	Register Transfer Timing Control Register				0x0109_01	03
F				NA MA					
	04	20	~~	00	07	01	05	0.4	

31	30	29	28	27	26	25	24
			REG	GT1	CX I		
23	22	21	20	19	18	17	16
	REGT2						
15	14	13	12	11	10	9	8
			REG	GT4		20, 77	2
7	6	5	4	3	2	1	0
			REG	Теос		10h	

Bits	Descriptions	
[31:24]	REGT1	Register Transfer Timing Parameter T1 T1, Address valid to DIOR-/DIOW ( The actual address valid will be [clock period*(REGT1+2)] )
[23:16]	REGT2	Register Transfer Timing Parameter T2 T2, DIOR-/DIOW- pulse width. ( The actual pulse width will be [clock period*(REGT2+1)] )
[15:8]	REGT4	Register Transfer Timing Parameter T4 T4, DIOW- data hold time. ( The actual data hold time will be [clock period*(REGT4+1)] )
[7:0]	REGTeoc	Register Transfer Timing Parameter Teoc Teoc, End of Cycle time. ( The actual end of cycle time will be [clock period*(REGTeoc+2)] )

NOTE: Unit of these values is in engine clock cycles.





**Timing Effect of Above 4 Registers** 

Suggest Value (@33MHz)	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
REGT1	1	0	0	0	0
REGT2	9	9	9	4	4
REGT4	1	0	0	0	0
REGTeoc	3	0	0	0	0
Suggest Value (@66MHz)	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
DECT4					
REGT1	3	2	0	0	0
REGT1 REGT2	<u> </u>	2 19	0 19	0 5	0 4
	3 19 1	2 19 1	0 19 0	0 5 0	0 4 0





#### PIO Transfer Timing Control Register (PIOTTR)

Register	Offset	R/W	Description	Reset Value
PIOTTR	0xB000_A024	R/W	PIO Transfer Timing Control Register	0x0105_0104


					You VIS		
31	30	29	28	27	26	25	24
PIOT1							
23	22	21	20	19	18	17	16
PIOT2							
15	14	13	12	11	10	9	8
PIOT4							
7	6	5	4	3	2	1	0
PIOTeoc							

Bits	Descriptions	
[31:24]	PIOT1	PIO Transfer Timing Parameter T1 T1, Address valid to DIOR-/DIOW ( The actual address valid will be [clock period*(PIOT1+2)] )
[23:16]	ΡΙΟΤ2	PIO Transfer Timing Parameter T2 T2, DIOR-/DIOW- pulse width. ( The actual pulse width will be [clock period*(PIOT2+1)] )
[15:8]	PIOT4	PIO Transfer Timing Parameter T4 T4, DIOW- data hold time. ( The actual data hold time will be [clock period*(PIOT4+1)] )
[7:0]	PIOTeoc	PIO Transfer Timing Parameter Teoc Teoc, End of Cycle time. ( The actual end of cycle time will be [clock period*(PIOTeoc+2)] )

NOTE: Unit of these values is in engine clock cycles.

SE CONTRACTOR





Suggest Value (@33MHz)	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
PIOT1	1	0	0	0	0
PIOT2	5	4	4	4	4
PIOT4	1	0	0	0	0
PIOTeoc	4	1	0	0	0
Suggest Value (@66MHz)	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
Suggest Value (@66MHz) PIOT1	Mode 0 3	Mode 1 2	<b>Mode 2</b> 0	Mode 3 0	<b>Mode 4</b> 0
	Mode 0 3 11	Mode 1 2 8	Mode 2 0 6	Mode 3 0 5	<b>Mode 4</b> 0 4
PIOT1	3	Mode 1 2 8 1	Mode 2 0 6 1	Mode 3 0 5 0	Mode 4           0           4           0






### DMA Transfer Timing Control Register (DMATTR)

Register	Offset	R/W	Description	Reset Value
DMATTR	0xB000_A028	R/W	DMA Transfer Timing Control Register	0x0002_0606

30						
30	29	28	27	26	25	24
		Rese	rved	Car	$\mathcal{O}$	
22	21	20	19	18	17	16
		DM	۹tM			
14	13	12	11	10	9	8
		DM	AtD		Sel	2)
6	5	4	3	2	1	0
		DMA	teoc		~	0 6
	22 14	22 21 14 13	Rese           22         21         20           DM/         13         12           0M/         0M/         0M/           6         5         4	Reserved           22         21         20         19           DMAtM           14         13         12         11           DMAtD	Reserved           22         21         20         19         18           DMAtM           14         13         12         11         10           DMAtD           6         5         4         3         2	Reserved         22       21       20       19       18       17         DMAtM         14       13       12       11       10       9         DMAtD         6       5       4       3       2       1

	Descriptions					
[23:16]	DMAtM	DMA Transfer Timing Parameter tM tM, CS0-/CS1- valid to DIOR-/DIOW				
[15:8]	DMA Transfer Timing Parameter tD           DMAtD         tD, DIOR-/DIOW- pulse width.					
[_0.0]		( The actual pulse width will be [clock period*(DMAtD+2)] )				
[7:0]	DMAteoc	DMA Transfer Timing Parameter teoc teoc, End of Cycle time.				
[,]		( The actual cycle time will be [clock period*(DMAteoc+2)] )				
NOTE: Ur	it of these value	s is in engine clock cycles.				





Suggest Value (@66MHz)	Mode 0	Mode 1	Mode 2
DMAtD	13	4	3
DMAteoc	15	2	1






#### UDMA Transfer Timing Control Register (UDMATTR)

Register	Offset	R/W	Description	Reset Value
UDMATTR	0xB000_A02C	R/W	UDMA Transfer Timing Control Register	0x0002_0206

31	30	29	28	27	26	25	24
			Rese	rved	" (In	$\langle \rangle \rangle_{\alpha}$	
23	22	21	20	19	18	17	16
			UDMA	AtCYC	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		
15	14	13	12	11	10	9	8
			UDMA	AtDVS		Sel	2)
7	6	5	4	3	2	1	0
			UDM	AtRP		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0

Bits	Descriptions	
[23:16]	UDMAtCYC	UDMA Transfer Timing Parameter tCYC tCYC, cycle time of HSTROBE. ( The actual cycle time will be [clock period*(UDMAtCYC+2)] )
[15:8]	UDMAtDVS	UDMA Transfer Timing Parameter tDVS tDVS, data valid setup time at sender. ( The actual setup time will be [clock period*(UDMAtDVS+1)] )
[7:0]	UDMAtRP	<b>UDMA Transfer Timing Parameter tRP</b> tRP, time period between HDMARDY- negation and STOP assertion during host terminating an Ultra DMA data-in burst.

NOTE: Unit of these values is in engine clock cycles. UDMAtDVS should be never greater than UDMAtCYC.



Sustained Ultra DMA data-out burst

Suggest Value (@66MHz)	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
UDMAtCYC	6	4	2	1	0
UDMAtDVS	4	3	2	1	0



# 7.13.2 ATA Control Registers

Register	Offset	R/W	Description	Reset Value
ATA_DATA	0xB000_A100	R/W	Data Register	N/A
ATA_FEA	0xB000_A104	W	Feature Register	N/A
ATA_ERR	0xB000_A104	R	Error Register	N/A
ATA_SEC	0xB000_A108	R/W	Sector Count Register	N/A
ATA_LBAL	0xB000_A10C	R/W	LBA Low Register	N/A
ATA_LBAM	0xB000_A110	R/W	LBA Mid Register	N/A
ATA_LBAH	0xB000_A114	R/W	LBA High Register	N/A
ATA_DEVH	0xB000_A118	R/W	Device/Head Register	N/A
ATA_COMD	0xB000_A11C	W	Command Register	N/A
ATA_STAT	0xB000_A11C	R	Status Register	N/A
ATA_DCTRL	0xB000_A120	W	Device Control Register	N/A
ATA_ASTAT	0xB000_A120	R	Alternate Status Register	N/A

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
8			Data[	15:8]			
7	6	5	4	3	2	1	0
do.			Data	[7:0]			

Bits	Descriptions	
X	1 SY	Contents of Device Data Register bit [15:8]
[15:8]	Data	These 8 bits are only using for READ/WRITE Device's Data Register via PIO mode.
	and the	Data Port for READ/WRITE Device Command Block Registers
[7:0]	Data	These 8 bits provide an access port for software to READ/WRITE ATAPI Device's command block registers. Any READ/WRITE operation on this port will be past to ATAPI device via host controller directly using register transfer mode or PIO mode (for Data Register only). Software can use these ports to configure device, retrieve status from device or perform a basic data transfer with device.

### 32-BIT ARM926EJ-S BASED MCU

## 7.14 2-D Graphic Engine

A 32-bit 2D Graphics Engine (2D GE) is specially designed to improve the performance of graphic processing. It can accelerate the operation of individual GUI functions such as BitBLTs and Bresenham Line Draw to operate at all pixel depths including 8/16/32 bit-per-pixel. A pixel is the smallest addressable screen element as defined in Microsoft Windows, and lines and pictures are made up by a variety of pixels. 2D GE is used to speed up graphic performance in pixel data moving and line drawing, as well as to accelerate almost all computer graphic Boolean operations by eliminating the CPU overhead. Meanwhile, the functions of rotation and scaling down are implemented for some special applications. In image scaling down function, both programmable horizontal and vertical N/M scaling down factors are provided for resizing the image. For the 2D rotation, it can rotate left or right 45, 90 or 180 degrees, and also supports the flip/flop, mirror or up-side-down pictures.

# 7.14.1 2-D Graphic Engine Control Registers Map

Register	Address	R/W	Description	Reset Value					
	$GE_BA = 0xB000_B000$								
2D_GETG	0xB000_B000	R/W	Graphic Engine Trigger Control Register	0x0000_0000					
2D_GEXYSORG	0xB000_B004	R/W	Graphic Engine XY Mode Source Origin Starting Register	0x0000_0000					
2D_TileXY_VHSF	0xB000_B008	R/W	Graphic Engine Tile Width/Height or V/H Scale Factor N/M	0x0000_0000					
2D_GERRXY	0xB000_B00C	R/W	Graphic Engine Rotate Reference Point XY Address	0x0000_0000					
2D_GEINTS	0xB000_B010	R/W	Graphic Engine Interrupt Status Register	0x0000_0000					
2D_GEPLS	0xB000_B014	R/W	Graphic Engine Pattern Location Starting Address Register	0x0000_0000					
2D_GEBER	0xB000_B018	R/W	GE Bresenham Error Term Stepping Constant Register	0x0000_0000					
2D_GEBIR	0xB000_B01C	R/W	GE Bresenham Initial Error, Pixel Count Major M Register	0x0000_0000					
2D_GEC	0xB000_B020	R/W	Graphic Engine Control Register	0x0000_0000					
2D_GEBC	0xB000_B024	R/W	Graphic Engine Background Color Register	0x0000_0000					
2D_GEFC	0xB000_B028	R/W	Graphic Engine Foreground Color Register	0x0000_0000					
2D_GETC	0xB000_B02C	R/W	Graphic Engine Transparency Color Register	0x0000_0000					
2D_GETCM	0xB000_B030	R/W	Graphic Engine Transparency Color Mask Register	0x0000_0000					
2D_GEXYDORG	0xB000_B034	R/W	Graphic Engine XY Mode Display Origin Starting Register	0x0000_0000					
2D_GESDP	0xB000_B038	R/W	Graphic Engine Source/Destination Pitch Register	0x0000_0000					
2D_GESSXYL	0xB000_B03C	R/W	Graphic Engine Source Start XY/Linear Address Register	0x0000_0000					

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

2D_GEDSXYL	0xB000_B040	R/W	Graphic Engine Destination Start XY/Linear Register	0x0000_0000
2D_GEDI XYL	0xB000_B044	R/W		0x0000_0000
2D_GECBTL	0xB000_B048	R/W	Graphic Engine Clipping Boundary Top/Left Register	0x0000_0000
2D_GECBBR	0xB000_B04C	R/W	Graphic Engine Clipping Boundary Bottom/Right Register	0x0000_0000
2D_GEPTNA	0xB000_B050	R/W	Graphic Engine Pattern A Register	0x0000_0000
2D_GEPTNB	0xB000_B054	R/W	Graphic Engine Pattern B Register	0x0000_0000
2D_GEWPM	0xB000_B058	R/W	Graphic Engine Write Plane Mask Register	0x0000_0000
2D_GEMC	0xB000_B05C	R/W	Graphic Engine Miscellaneous Control Register	0x0000_0000



# nuvoton

## 32-BIT ARM926EJ-S BASED MCU

#### **2-D Graphic Engine Control Registers** 7.14.2

**Graphic Engine Trigger Control Register** 

Register	Address	R/W	Description Re			Reset Value		
2D_GETG	0xB000_B000	R/W	Graphic Engine Trig	ger Control I	Register	0x	0x0000_0000	
					0.0	00		
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
			Reserve	d		"Oh"	3	
15	14	13	12	11	10	9	8	
			Reserve	d		N.	20	
7	6	5	4	3	2	1	0	
			Reserv	ed			GO	

Bits	Description	ns
		Trigger Graphics Engine Acceleration
[0]	GO	1 = Start GE acceleration, it will automatically be cleared when job completed.
		0 = No acceleration or the acceleration is finished.
		Publication Release Date: Jun. 18, 2010 440 Revision: A4

Publication Release Date: Jun. 18, 2010 Revision: A4



#### Graphic Engine XY Mode Source Memory Origin Starting Address Register

Register	Address	R/W	Description	Reset Value
2D_GEXYSOR G	0xB000_B004		X/Y Addressing Mode Source Origin Starting Address	0x0000_0000

31	30	29	28	27	26	25	24
Reserved				X/Y S	ource Orig	in starting a	address
23	22	21	20	19	18	17	16
		X/Y Sour	ce Origin sta	rting add	ress	120	
15	14	13	12	11	10	9	8
		X/Y Sour	ce Origin sta	rting add	ess	No.	0
7	6	5	4	3	2	1	0
		X/Y Sour	ce Origin sta	rting add	ess	0	Mr. C

Bits	Descriptio	ns
[27:0]	X/Y Origin Starting Address	<b>28-bit X/Y Mode Origin Starting Address (byte unit)</b> This 28-bit byte address specifies the starting address of an object or a picture in the display memory when addressed by X/Y mode. This value is specified by bytes and should be 16K word (64K bytes) boundary. That is, the bits 15-0 are ignored.



#### Graphic Engine Tile Width/Height Numbers and DDA V/H Scale Up/Down Factors

Register	Address	R/W	Description	Reset Value
2D_TileXY	0xB000_B008	R/W	2D Tile Width X and Tile Height Y Register	0x0000_0000
2D_VHSF	0xB000_B008	R/W	DDA Vertical and Horizontal Scaling Down Factor N/M	0x0000_0000

(A)					Sp	Con	
31	30	29	28	27	26	25	24
			Reserve	d	100	$\mathcal{O}$	
23	22	21	20	19	18	17	16
			Reserve	d		200	0
15	14	13	12	11	10	9	8
			Tile Height Y	[7:0]		10	22.0
7	6	5	4	3	2	1	0
			Tile Width X	[7:0]			

Bits	Descriptions	
[15:8]	Tile Height Y	<b>8-bit tile height Y value</b> This divider provides the tile height Y value.
[7:0]	Tile Width X	<b>8-bit tile width X value</b> This divider provides the tile width X value.



1	$\mathbf{D}$
V	DJ

			1.1.1.1.	1000			
31	30	29	28	27	26	25	24
			VSF_N [7	:0]	2		
23	22	21	20	19	18	17	16
			VSF_M [7	:0]	No.		
15	14	13	12	11	10	9	8
			HSF_N [7	:0]	no v		
7	6	5	4	3	2	1	0
			HSF_M [7	/: <b>0]</b>	SA	The	

Bits	Descriptions	
[31:24]	VSF_N	<b>8-bit Vertical N Scaling Factor</b> An 8-bit value specifies the numerator part (N) of the vertical scaling factor in graphic engine. The output image height will be equal to the input image height x N / M. <i>The value of N must</i> <i>be equal or less than M.</i>
[23:16]	VSF_M	<b>8-bit Vertical M Scaling Factor</b> An 8-bit value specifies the denominator part (M) of the vertical scaling factor in graphic engine. The output image height will be equal to the input image height x N / M. <i>The value of N must</i> <i>be equal or less than M.</i>
[15:8]	HSF_N	<b>8-bit Horizontal N Scaling Factor</b> An 8-bit value specifies the numerator part (N) of the horizontal scaling factor in graphic engine. The output image width will be equal to the input image width x N / M. <i>The value of N must be</i> <i>equal or less than M.</i>
[7:0]	HSF_M	<b>8-bit Horizontal M Scaling Factor</b> An 8-bit value specifies the denominator part (M) of the horizontal scaling factor in graphic engine. The output image width will be equal to the input image width x N / M. <i>The value</i> <i>of N must be equal or less than M.</i>




#### Graphic Engine Rotate Reference Point XY Register

Register	Address	R/W	Description	Reset Value
2D_GERRXY	0xB000_B00C	R/W	Graphic Engine Rotate Reference Point in X/Y (pixel)	0x0000_0000

31	30	29	28	27	26	25	24
		Reserved			Rotate	Reference	Y [10:8]
23	22	21	20	19	18	17	16
		Rota	ate Referen	ce Y [7:0]	N SY	14	
15	14	13	12	11	10	9	8
		Reserved			Rotate	Reference	X [10:8]
7	6	5	4	3	2	1	0
		Rota	te Referen	ce X [7:0]		(9)	NºA

Bits	Descriptions	
[26:16]	Rotate Reference Y	<b>11-bit Rotate Reference Y</b> For Rotation in X/Y addressing, this register specifies the reference point Y in pixels.
[10:0]	Rotate Reference X	<b>11-bit Rotate Reference X</b> For Rotation in X/Y addressing, this register specifies the reference point X in pixels.





#### Graphic Engine Interrupt Status Register

Register	Address	R/W	Description	Reset Value
2D_GEINTS	0xB000_B010	R/W	Graphic Engine Interrupt Status Register	0x0000_0000

31 30 29 28 27 26 Reserved	25	24				
Reserved	V					
23 22 21 20 19 18	17	16				
Reserved	-					
15 14 13 12 11 10	9	8				
Reserved	120	2				
7 6 5 4 3 2	1	0				
Reserved						
	S	3				

Bits	Description	S	
		GE interrupt status	4
[0]	INTS	0 = No interrupt occur	
		1 = Interrupt occur, host writes one to clear INTS.	

### 32-BIT ARM926EJ-S BASED MCU

#### **Graphic Engine Pattern Location Starting Address Register**

Register	Address	R/W	Description	Reset Value
2D_GEPLS	0xB000_B014	R/W	Pattern Location Starting Address	0x0000_0000

				1.0.1%	A service and		
31	30	29	28	27	26	25	24
Reserved				Pattern Location [27:24]			
23	22	21	20	19	18	17	16
		Patt	ern Location	[23:16]	S.	-	
15	14	13	12	11	10	9	8
		Pat	tern Locatio	า [15:8]	5	120	
7	6	5	4	3	2	1	0
		Pa	ttern Locatio	n [7:0]		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Q.

Bits	Descriptions	5
[27:0	Pattern	<b>28-bit Pattern Location (byte unit)</b>
]	Location	The byte address of 28-bit pattern specifies the beginning location of an 8×8 pixel pattern stored in the off-screen memory when in BitBLT operation. This value must be programmed on an M-byte boundary. M=8*8*BPP/8 bytes, where BPP=8/16/32.





#### Graphic Engine Bresenham Error Term Stepping Constant Register

Register	Address	R/W	Description	Reset Value
2D_GEBER	0xB000_B018		Bresenham Error Term Stepping Constant Register	0x0000_0000

31	30	29	28	27	26	25	24
Rese	erved		Diagona	al Error Ind	crement [1	3:8]	
23	22	21	20	19	18	17	16
		Diagona	al Error Incr	ement [7:0	) X (	14	
15	14	13	12	11	10	9	8
Rese	erved		Axial	Error Incr	ement [13:	8]	2
7	6	5	4	3	2	1	0
		Axial	Error Incren	nent [7:0]		(9)	1 Va

Bits	Descriptions	
[29:16]	Diagonal Error Increment	<b>14-bit Diagonal Error Increment</b> For Bresenham line draw, this register specifies the constant to be added to the Error Term for diagonal stepping (Error > 0). The initial value is (2 * (delta Y - delta X)) after normalization to first octant.
[13:0]	Axial Error Increment	<b>14-bit Axial Error Increment</b> For Bresenham line draw, this register specifies the constant to be added to the Error Term for axial stepping (Error < 0). The initial value is (2 * delta Y) after normalization to first octant.
		Publication Release Date: Jun. 18, 2010 447 Revision: A4



#### Graphic Engine Bresenham Initial Error, Pixel Count Major -1 Register

Register	Address	R/W	Description	Reset Value
2D_GEBIR	0xB000_B01C	R/W	Bresenham Initial Error, Pixel Count Major –1 Register	0x0000_0000

31	30	29	28	27	26	25	24
Rese	erved		l i	nitial Error	Term [13:8]	)_	
23	22	21	20	19	18	17	16
			nitial Error T	[erm [7:0]	NS /	1/2	
15	14	13	12	11	10	9	8
		Reserved			Line Pixel	Count Majo	r -1 [10:8]
7	6	5	4	3	2	1	0
		Line	Pixel Count	Major -1 [7	/:0]	(9)	Nºa

Bits	Descriptions	
[29:16]	Initial Error Term	<b>14-bit Initial Error Term</b> For Bresenham line draw, this register specifies the initial Error Term. The initial value is (2 * (delta Y) - delta X) after normalization to first octant.
[10:0]	Line Pixel Count Major -1	<b>11-bit Line Pixel Count Major -1</b> For Bresenham line draw, this register specifies the pixel count of major axis



#### **Graphic Engine Control Register**

Register	Address	R/W	Description	Reset Value
2D_GEC	0xB000_B020	R/W	Graphic Engine Control Register	0x0000_0000

26 25 24 de)
18 17 16
LSTP INT_EN ADDR_MD
10 9 8
AU CLIP_EN CLPC
2 1 0
XY Octant DDTO

Bits	Descriptions	
		ROP Code
[31:24]	ROP	It supports all Microsoft 256 Raster Operation Codes. Each raster operation code is an 8-bit value that represents the result of the Boolean operation on pre-defined pattern, source, and destination.
		Graphics Engine Command
		00 = No operation
[23:22]	COMMAND	01 = BitBLT acceleration
1.1		10 = Bresenham Line Draw acceleration
		11 = Rectangle Border drawing
		Alpha Blending Control
[21]	ALPHA BLENDING	0 = Disable alpha blending
St. ?		1 = Enable alpha blending
N3	30	Line Style Control
[20]	LI NE STYLE	0 = Disable line style
		1 = Enable line style
	500	Bresenham Line Move/Draw
[19]	M/D	0 = Move
	- Se	1 = Draw
	1	23. 13
		Publication Release Date: Jun. 18, 2010 449 Revision: A4
		449 Revision: A4



		Last Pixel Draw/Move or Scale Up/Down Rectangular Object
[18]	LSTP	0 = Last pixel of Bresenham line will be drawn; $0 = Scaling down object.$
		1 = Last pixel of Bresenham line will not be drawn; 1 = Scaling up object.
		Interrupt Enable
[17]	INT_EN	When BitBLT/Bresenham Line Draw acceleration is complete or finished.
		Graphics Engine Addressing Mode
[16]	ADDR_MD	0 = Linear addressing mode
		1 = X/Y addressing mode
		GE Transparency
		00 = Disabled
[15:14]	TRANSPX	01 = Mono transparency
		10 = Color transparency
		11 = Reserved
		Mono Transparency Select
[13]	MTS	0 = Source
		1 = Pattern
		Color Transparency Select
[12]	CTS	0 = Source pixels control transparency
		1 = Destination pixels control transparency
		Color Transparency Polarity
[11]	СТР	0 = Matching pixels are transparent
St. 7	10 July	1 = Matching pixels are opaque
	36.	Auto Update
[10]	AU	0 = Disable
	E.V.	1 = Enable. Destination X, Y register is automatically updated at the end of each BitBLT operation.
	K N	Clipping Enable
[9]	CLIP_EN	0 = Disabled
	101	1 = Enabled

		Clipping Control
[8]	CLPC	0 = Only pixels inside the clipping rectangle are drawn
		1 = Only pixels outside the clipping rectangle are drawn
		Source Data Type
		0 = Color
[7]	SDT	1 = Mono
		Note: Source and pattern data are not allowed to be both in mono
		format.
		Source Data Select
		00 = Display memory
[6:5]	SRCS	01 = System memory
		10 = GE background color
		11 = GE foreground color
		Pattern Data Type
[4]	PDT	0 = Color (from display memory)
		1 = Mono (from internal pattern registers)
		XY Octant
[3:1]	XY Octant	It determines the drawing directions for BitBLT, Bresenham line, and Rotate. $\begin{array}{l} 000 = \text{Right-down} & (\text{BitBLT}); + X, + Y, &  DX  \geq  DY  & (\text{Line}); & \text{Scaling Down} \\ 001 = \text{Right-down} & (\text{BitBLT}); + X, + Y, &  DX  <  DY  & (\text{Line}); & \text{Rotate right 45°} \\ 010 = \text{Left-down} & (\text{BitBLT}); + X, - Y, &  DX  \geq  DY  & (\text{Line}); & \text{Rotate left 45°} \\ 011 = \text{Left-down} & (\text{BitBLT}); + X, - Y, &  DX  \geq  DY  & (\text{Line}); & \text{Rotate left 45°} \\ 100 = \text{Right-up} & (\text{BitBLT}); + X, - Y, &  DX  \geq  DY  & (\text{Line}); & \text{Rotate left 90°} \\ 100 = \text{Right-up} & (\text{BitBLT}); & -X, + Y, &  DX  \geq  DY  & (\text{Line}); & \text{Rotate right 90°} \\ 101 = \text{Right-up} & (\text{BitBLT}); & -X, -Y, &  DX  <  DY  & (\text{Line}); & \text{Rotate right 90°} \\ 110 = \text{Left-up} & (\text{BitBLT}); & -X, -Y, &  DX  \geq  DY  & (\text{Line}); & \text{Rotate 180°} \\ 111 = \text{Left-up} & (\text{BitBLT}); & -X, -Y, &  DX  <  DY  & (\text{Line}); & \text{Mirror or Flop} \end{array}$
87.7	S.	Destination Data Direction, new destination data to
[0]	DDTO	0 = Display memory
[0]		1 = System memory
		Publication Release Date: Jun. 18, 2 451 Revision:



=

### 32-BIT ARM926EJ-S BASED MCU

#### Graphic Engine Background Color Register

Register	Address	R/W	Description	Reset Value	
2D_GEBC	0xB000_B024	R/W	Graphic Engine Background Color	0x0000_0000	

				1 N N R N	10 Million		
31	30	29	28	27	26	25	24
			Reserve	ed 💛	m a	80	
23	22	21	20	19	18	17	16
	Background Color [23:16]						
15	14	13	12	11	10	9	8
		Bac	kground Col	or [15:8]		52 (O).	
7	6	5	4	3	2	1	0
		Bac	kground Co	lor [7:0]		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0

Bits	Descriptions	
[23:0]	Background Color	<b>24-bit Background Color</b> These bits specify the background color for Graphics Engine. Only the corresponding number of bits-per-pixel in the display mode is required in the register. In RGB 8:8:8 color mode, bits 23-16 have the red value, bits 15-8 have the green value, and bits 7-0 have the blue value.





15

### 32-BIT ARM926EJ-S BASED MCU

10

9

8

#### Graphic Engine Foreground Color Register

13

14

			50.00 A				
Register	· Address	R/W	Description Reset Valu				set Value
2D_GEF	C 0xB000_B02	8 R/W	R/W Graphic Engine Foreground Color 0x000				0000_0000
31	30	29	29 28 27 26		25	24	
Reserved							
23	22	22 21 20 19 18 17 16					
Foreground Color [23:16]							

11

12

Foreground Color [15:8]

7	6 5 4 3 2 1 0								
	Foreground Color [7:0]								
	Ker La								
Bits	Descriptions								
[23:0 ]	Foreground Color	These bits corresponding the register	ngine Foregr specify the fo ng number of T. In RGB 8:83 ave the green	preground co bits-per-pixe 8 color mod	lor for Gr I in the dis Ie, bits 23	splay mode is -16 have th	s required in e red value,		



#### Graphic Engine Transparency Color Register

Register		Addres	s R	/W	Des	cription				Res	et Value
2D_GET	;	0xB000_B02C		R/W	Grap	hic Engine Trai	nsparency Co	olor		0x0000_0000	
							X	N Ste			
31		30	1	29		28	27	26	2	5	24
						Reserve	d S	22 0	\$C		
23		22		21		20	19	18	1	7	16
				TI	rans	parency Col	or [23:16]	20	S		
15		14	•	13		12	11	10	9	)	8
				Т	rans	parency Col	or [15:8]	100	22	0)	53
7		6		5		4	3	2	1		0
Transparency Color [7:0]											

Bits	Descriptions	
[23:0]	Transparency Color	<b>24-bit Transparency Color</b> These bits specify the transparency color for Graphics Engine. Only the corresponding number of bits-per-pixel in the display mode is required in the register. In RGB 8:8:8 color mode, bits 23-16 have the red value, bits 15-8 have the green value, and bits 7-0 have the blue value.





#### **Graphic Engine Transparency Color Mask Register**

Register	Addres	Address R/W Description				Re	Reset Value	
2D_GETCM	0xB000_B0	030 R/W	Graphic Engine Tra	ansparency Co	olor Mask	0x0	0000_0000	
				XA	The star			
31	30	29	28	27	26	25	24	
			Reserve	ed	22 0	80		
23	22	21	20	19	18	17	16	
		Trar	sparency Color	Mask [23:	16]	Sp		
15	14	13	12	11	10	9	8	
		Tra	nsparency Coloi	r Mask [15:	8]	32 (0).	10	
7	6	5	4	3	2	1	0	

Transparency Color Mask [7:0]

Bits	Descriptions	
[23:0]	Transparency Color Mask	<b>24-bit Transparency Color Mask</b> These bits specify a mask for use in comparison against the transparency color. Only the corresponding number of bits-per-pixel in the display mode is required in the register.



#### Graphic Engine XY Mode Display Memory Origin Starting Address Register

Register	Address	R/W	Description	Reset Value
2D_GEXYDORG	0xB000_B034	R/W	X/Y Addressing Mode Display Origin Starting Address	0x0000_0000

31	30	29	28	27	26	25	24
		X/Y Display O	rigin starti	ng address	[27:24]		
23	22	21	20	19	18	17	16
		X/Y Display O	rigin starti	ng address	[23:16]	The	
15	14	13	12	11	10	9	8
		X/Y Display (	Origin start	ing address	s [15:8]	Va D	2
7	6	5	4	3	2	1	0
		X/Y Display	Origin star	ting addres	s [7:0]		J.C.
						Mi	5. 22

Bits	Descriptions	s
[27:0]	X/Y Origin Starting Address	<b>28-bit X/Y Mode Origin Starting Address (byte unit)</b> This 28-bit byte address specifies the starting address of an object or a picture in the display memory when addressed by X/Y mode. This value is specified by bytes.





#### **Graphic Engine Source/Destination Pitch Register**

Register	Address	R/W	Description	Reset Value
2D_GESDP	0xB000_B038	R/W	Graphic Engine Source/Destination Pitch	0x0000_0000

				L Do Tom	And the second second				
31	30	29	28	27	26	25	24		
	Destination Pitch [12:8]								
23	22	21	20	19	18	17	16		
	Destination Pitch [7:0]								
15	14	13	12	11	10	9	8		
		S	ource Pitch	[12:8]	5	120			
7	6	5	4	3	2	1	0		
		ç	Source Pitch	[7:0]		202	S.		

Bits	Descriptions	
[28:16]	Destination Pitch	<b>Bits 28-16</b> Destination Pitch This 13-bit register specifies the destination pitch in bytes in linear addressing mode, and in X/Y addressing by pixels.
[12:0]	Source Pitch	<b>Bits 12-0</b> Source Pitch This 13-bit register specifies the source pitch in bytes in linear addressing mode, and in X/Y addressing by pixels.



### 32-BIT ARM926EJ-S BASED MCU

#### Graphic Engine Source Start XY/Linear Addressing Register

Reg	jister	Address	R/W	Desc	Description					lue
2D_	_GESSXY	0xB000_B030	C R/W	Grap (pixel	hic Engine Sou )	sing	0x0000_00	000		
2D_	GESSL	0xB000_B030	C R/W	Grap (byte)	Graphic Engine Source Start in linear addressing byte)					000
(A)	(A)									
	31	30	29	)	28	27	26	26 25		
				Sc	ource Start Y	[10:8]	S/A	NIL-	2	
	23	22	21		20	19	18	17	16	1
				S	ource Start Y	7 [7:0]		6	$\leq$ $>$ $>$ $>$	
	15	14	13		12	11	10	9	8	
	Source Start X [10:8]									
	7	6	5		4	3	2	1	0	
				S	ource Start X	[ <b>7</b> :0]			3	

Bits	Descriptions	
[26:16]	Source Start Y	<b>11-bit Source Start Y</b> For BitBLTs in X/Y addressing, this register specifies the source start Y in pixels.
[10:0]	Source Start X	<b>11-bit Source Start X</b> For BitBLTs in X/Y addressing, this register specifies the source start X in pixels.

(B)

31	30	29	28	27	26	25	24				
	Source Linear Start Address [27:24]										
23	22	21	20	19	18	17	16				
KD	Source Linear Start Address [23:16]										
15	14	13	12	11	10	9	8				
0	Source Linear Start Address [15:8]										
7	6	5	4	3	2	1	0				
	NA.	Source L	inear Start	Address [7	:0]						

Bits	Descriptions	
[27:0]	Source Linear Starting Address	28-bit Source Start Address

7

6

## 32-BIT ARM926EJ-S BASED MCU

	For BitBLTs in linear addressing, this 28-bit byte address
	specifies the beginning location of the source.

#### Graphic Engine Destination Start XY/Linear Register

5

Register	Address	R/W	/ Description				Rese	et Value	
2D_GEDSXY	0xB000_B0	040 R/W	Graphic Engine D	Graphic Engine Destination Start X/Y addressing (pixel)				0x0000_0000	
<b>2D_GEDSL</b> 0xB000_B040			Graphic Engine Destination Start Linear address (byte)				0x0000_0000		
(A)					~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	in the	01		
31	30	29	28	27	26	25	5	24	
		[	Destination Sta	rt Y [10:8]		- 22	S.	0	
23	22	21	20	19	18	17	7	16	
			Destination Sta	rt Y [7:0]			1	n's	
15	14	13	12	11	10	9		8	
		[	Destination Star	t X [10:8]	•				

4 Destination Start X [7:0]

Bits	Descriptions							
[26:16] Destination Start Y		<b>11-bit Destination Start Y</b> For BitBLTs and Bresenham line draw in X/Y addressing, this register specifies the destination start Y in pixels.						
[10:0]	Destination Start X	<b>11-bit Destination Start X</b> For BitBLTs and Bresenham line draw in X/Y addressing, this register specifies the destination start X in pixels.						

3

2

1

0



(B)												
31	30	29	28	27	26	25	24					
	Destination Linear Start Address [27:24]											
23	23 22 21 20 19 18 17 16											
		Destination	Linear Start	t Address [	23:16]							
15         14         13         12         11         10         9         8							8					
		Destination	Linear Star	t Address	[15:8]	8						
7	7 6 5 4 3 2 1 0											
		Destination	Destination Linear Start Address [7:0]									

Bits	Descriptions	
[27:0]	Destination Linear Starting Address	<b>28-bit Destination Linear Starting Address</b> For BitBLTs in linear addressing mode, this register specifies the destination linear starting address in bytes.





#### Graphic Engine Dimension for XY/Linear Modes Register

Register	Address	R/W	Description	Reset Value
2D_GEDIXYL	0xB000_B044	R/W	Graphic Engine Dimension in XY (pixel) or linear (byte)	0x0000_0000

Bits	Descriptions	
[26:16]	Dimension Y	<b>11-bit Dimension Y</b> For BitBLTs, this register specifies the height of rectangle in X/Y addressing (by pixel) or in linear addressing (by byte).
[10:0]	Dimension X	<b>11-bit Dimension X</b> For BitBLTs, this register specifies the width of rectangle in X/Y addressing (by pixel) or in linear addressing (by byte).

#### Graphic Engine Clipping Boundary Top/Left Register

Register	Address	R/W	Description	Reset Value
2D_GECBTL	0xB000_B048		Graphic Engine Clipping Boundary Top/Left (by X/Y pixel)	0x0000_0000

31	30	29	28	27	26	25	24			
	Clipping Boundary Top [10:8]									
23	22	21	20	19	18	17	16			
		Clippi	ng Boundar	y Top [7:0]						
15	14	13	12	11	10	9	8			
		Clippin	ng Boundary	Left [10:8	]					
7	6	5	4	3	2	1	0			
V V	Y	Clippi	ng Boundary	/ Left [7:0]						

Bits	Descriptions							
[26:16]	Clipping Boundary Top	<b>11-bit Clipping Boundary Top</b> This register specifies the top of the clipping rectangle.						
[10:0]	Clipping Boundary Left	<b>11-bit Clipping Boundary Left</b> This register specifies the left limit of the clipping rectangle.						



#### Graphic Engine Clipping Boundary Bottom/Right Register

Register	Address	R/W	Description				Reset Value		
2D_GECBBR	0xB000_B0	40 8/00	Graphic Engine Clipping Boundary Bottom/Right (pixel)				0x0	000_0000	
31	30	29	28	27	26	2!	5	24	
	Clipping Boundary Bottom [10:8]								
23	22	21	20	19	18	17	7	16	
		Clippi	ing Boundary I	Bottom [7:	:0]	Sa			
15	14	13	12	11	10	9		8	
		Clipp	ing Boundary	Right [10:	8]	3	0		
7	6	5	4	3	2	1		0	
		Clip	oing Boundary	Right [7:0	<b>D]</b>	- C	22	0	

Bits	Descriptions	
[26:16]	Clipping Boundary Bottom	<b>11-bit Clipping Boundary Bottom</b> This register specifies the bottom of the clipping rectangle.
[10:0]	Clipping Boundary Right	<b>11-bit Clipping Boundary Right</b> This register specifies the right limit of the clipping rectangle.





#### Graphic Engine Pattern Group A Register

Register	Address	R/W	Description	Reset Value
2D_GEPTNA	0xB000_B050	R/W	Graphic Engine Pattern Group A	0x0000_0000

				1.0.1%	A second as the				
31	30	29	28	27	26	25	24		
	Pattern3								
23	22	21	20	19	18	17	16		
Pattern2									
15	14	13	12	11	10	9	8		
			Pattern	1		120			
7	6	5	4	3	2	1	0		
Pattern0					202	J.			

	Bits	Descriptions	
			Bits 31-24 Pattern 3 Register
			When pattern is monochrome, this is the 4th line of the $8\times8$ pattern.
			Bits 23-16 Pattern 2 Register
	[21.0]	Dottorn Crown A	When pattern is monochrome, this is the 3rd line of the $8\times8$ pattern.
	[31:0]	Pattern Group A	Bits 15-8 Pattern 1 Register
1	8.		When pattern is monochrome, this is the 2nd line of the $8\times8$ pattern.
5	1	2	Bits 7-0 Pattern 0 Register
2	M.		When pattern is monochrome, this is the 1st line of the $8\times8$ pattern.
			Publication Release Date: Jun. 18, 2010 463 Revision: A4



#### Graphic Engine Pattern Group B Register

Register	Address	R/W	Description	Reset Value
2D_GEPTNB	0xB000_B054	R/W	Graphic Engine Pattern Group B	0x0000_0000

				TAN.	1 A 2 A 4 A				
31	30	29	28	27	26	25	24		
Pattern7									
23	22	21	20	19	18	17	16		
Pattern6									
15	14	13	12	11	10	9	8		
			Pattern	5		120			
7	6	5	4	3	2	1	0		
			Pattern	4		105	J.		
						SI	5.0)		

	Bits	Descriptions	
			Bits 31-24 Pattern 7 Register
			This is the 8th line of the $8 \times 8$ pattern.
			Bits 23-16 Pattern 6 Register
	[31:0]	Pattern Group B	This is the 7th line of the $8 \times 8$ pattern.
	[0110]		Bits 15-8 Pattern 5 Register
			This is the 6th line of the 8×8 pattern.
	100		Bits 7-0 Pattern 4 Register
3	84		This is the 5th line of the 8×8 pattern.
			Publication Release Date: Jun. 18, 2010 464 Revision: A4



#### Graphic Engine Write Plane Mask Register

Register	Address	R/W	Description	Reset Value
2D_GEWPM	0xB000_B058	R/W	Graphic Engine Write Plane Mask	0x0000_0000

				100					
31	30	29	28	27	26	25	24		
			Reserve	d	0000				
23	22	21	20	19	18	17	16		
		Writ	e Plane Mas	k [23:16]	SI	16			
15	14	13	12	11	10	9	8		
	Write Plane Mask [15:8]								
7	6	5	4	3	2	1	0		
		Wr	ite Plane Ma	isk [7:0]		SS -			
Bits	Descriptions								
[23:0]	Write Plane M	ask These bit the Grap plane an correspon	<b>24-bit Write Plane Mask</b> These bits specify which bits within each pixel are subject to update by the Graphics Engine. A one enable writing to the corresponding bi plane and a 0 inhibits writing to the corresponding bit plane. Only the corresponding number of bits-per-pixel in the display mode is required in the register.						





#### Graphic Engine Miscellaneous Control Register

Register	Address	R/W	Description	Reset Value
2D_GEMC	0xB000_B05C	R/W	Graphic Engine Miscellaneous Control	0x0000_0000

	T 0. Yes 4474 W						
31	30	29	28	27	26	25	24
LINE STYLE PATTERN 1/ Alpha Blending Source Ks							
23	22	21	20	19	18	17	16
LINE STYLE PATTERN 0/ Alpha Blending Destination Kd							
15	14	13	12	11	10	9	8
FIFO STATUS				EMPTY	FULL	BitBItSTS	BUSY
7	6	5	4	3	2	1	0
RST_GE2D	RST_FIFO	BPP		BLT_MD	BLT_TYPE		U_
							1 1 2 3 3

	Bits	Descriptions			
	[31:16]	Line Style Pattern1 Line Style Pattern0	Bits 31-16 16-bit line style pattern for Bresenham line drawing.		
	[31:16]	Alpha Blending Ks and Kd	Bits 31-24 Bits 23-16 8-bit alpha blending factor Ks for source data and 8-bit alpha blending factor Kd for destination data.		
シンシン	[15:12]	FIFO Status	GE FIFO counter status 0000 ~ 0111 = FIFO current level 0000 = empty and 1000 = full		
20	[11]	ЕМРТҮ	FIFO empty status 0 = Not empty 1 = Empty		
	[10]	FULL	FIFO full status 0 = Not full 1 = Full		
	[9]	BitBLT_STS	GE BitBLT operation complete status 0 = No complete status occur 1 = BitBLT operation complete status occur Publication Balance Data: Jun. 18, 2010		

[8]	BUSY	GE Operation status 0 = Ready, No GE operation 1 = Busy, GE operation is still under working
[7]	RST_GE2D	Bit 7 1 = Reset GE2D.
[6]	RST_FIFO	Bit 6 1 = Reset FIFO.
[5:4]	Bit Per Pixel	Bits 5-4 Graphics Engine Pixel Depth 00 = 8-bit 01 = 16-bit 10 = 32-bit 11 = reserved
[3]	BLT_MODE	0 = BitBLT type is according to GEC control bits 1 = BitBLT type follows BLT_TYPE[2:0] setting as below
[2:0]	BLT_TYPE	Bits 2-0 BitBLT Type Setting 000 = HostBLT (write mode) 001 = HostBLT (read mode) 010 = SolidFillBLT 011 = PatternBLT 100 = BlockMoveBLT 101 = Color/Font Expansion BLT 110 = Monochrome Transparent BLT 111 = Color Transparent BLT

# 32-BIT ARM926EJ-S BASED MCU

# 7.15 UART Controller

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data characters received from the peripheral such as MODEM, and a parallel-to-serial conversion on data characters received from the CPU. There are five UART blocks and accessory logic in this chip.

### 7.15.1 UART Feature Description

#### 7.15.1.1 UARTO

UARTO is a general UART block without Modem I/O signals.

UARTO		うののこ
Clock Source	External Crystal	
UART Type	General UART	Za (O)
FIFO Number	16-byte receiving FIFO and 16 byte transmitting FIFO	
Modem Function	None	100 4
Accessory Function	None	2
I/O pin	TXD0, RXD0	

#### 7.15.1.2 UART1

UART1 is a high speed UART for the Bluetooth transceiver. The FIFO has 64-byte for receiving and 64-byte for transmitting. The clock source is programmable in chip clock generator.

UART1			
External Crystal or internal PLL (Programmable)			
High speed UART			
64-byte receiving FIFO and 64 byte transmitting FIFO			
CTS and RTS			
Bluetooth			
TXD1, RXD1, RTS1, CTS1			

### 7.15.1.3 UART2

UART2 is a general UART with IrDA SIR.

UART2		
Clock Source	External Crystal	
UART Type	General UART	
FIFO Number	16-byte receiving FIFO and 16 byte transmitting FIFO	
Modem Function	none	
Accessory Function	IrDA SIR	
I/O pin	TXD2, RXD2	



#### 7.15.1.4 UART3

UART3 is a general UART with modem function for micro-printer

UART3	and the second
Clock Source	External Crystal
UART Type	General UART
FIFO Number	16-byte receiving FIFO and 16 byte transmitting FIFO
Modem Function	DTR,DSR
Accessory Function	none
I/O pin	TXD3, RXD3, DTR3, DSR3

#### 7.15.1.5 UART4

UART4 is a general UART block without Modem I/O signals, which is the same as UART0.

UART4		
Clock Source	External Crystal	Za (0)
UART Type	General UART	Non Col
FIFO Number	16-byte receiving FIFO and 16 byte transmitting FIFO	
Modem Function	none	2
Accessory Function	none	
I/O pin	TXD4, RXD4	



### 32-BIT ARM926EJ-S BASED MCU

#### 7.15.2 **UART Control Registers Map**

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Offset	R/W	Description	Condition	Reset Value
UARTO :			67 EU		
RBR	0xB800_0000	R	Receive Buffer Register	DLAB = 0	Undefined
THR	0xB800_0000	W	Transmit Holding Register	DLAB = 0	Undefined
IER	0xB800_0004	R/W	Interrupt Enable Register	DLAB = 0	0x0000_0000
DLL	0xB800_0000	R/W	Divisor Latch Register (LS)	DLAB = 1	0x0000_0000
DLM	0xB800_0004	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_0000
IIR	0xB800_0008	R	Interrupt Identification Register	32 6	0x8181_8181
FCR	0xB800_0008	W	FIFO Control Register	402	Undefined
LCR	0xB800_000C	R/W	Line Control Register	- Con	0x0000_0000
MCR	0xB800_0010	R/W	Modem Control Register	(optional)	0x0000.0000
LSR	0xB800_0014	R	Line Status Register	3	0x6060_6060
MSR	0xB800_0018	R	MODEM Status Register	(optional)	0x0000.0000
TOR	0xB800_001C	R/W	Time Out Register		0x0000_0000
UART1 :					
RBR	0xB800_0100	R	Receive Buffer Register	DLAB = 0	Undefined
THR	0xB800_0100	W	Transmit Holding Register	DLAB = 0	Undefined
IER	0xB800_0104	R/W	Interrupt Enable Register	DLAB = 0	0x0000_0000
DLL	0xB800_0100	R/W	Divisor Latch Register (LS)	DLAB = 1	0x0000_0000
DLM	0xB800_0104	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_0000
IIR	0xB800_0108	R	Interrupt Identification Register		0x8181_8181
FCR	0xB800_0108	W	FIFO Control Register		Undefined
LCR	0xB800_010C	R/W	Line Control Register		0x0000_0000
MCR	0xB800_0110	R/W	Modem Control Register	(optional)	0x0000.0000
LSR	0xB800_0114	R	Line Status Register		0x6060_6060
MSR	0xB800_0118	R	MODEM Status Register	(optional)	0x0000.0000
TOR	0xB800_011C	R/W	Time Out Register		0x0000_0000
			Publication 470	n Release Dat	e: Jun. 18, 201 Revision: A

UART2 :			IN The		
RBR	0xB800_0200	R	Receive Buffer Register	DLAB = 0	Undefined
THR	0xB800 0200	W	Transmit Holding Register	DLAB = 0	Undefined
IER	0xB800 0204	R/W	Interrupt Enable Register	DLAB = 0	0x0000 000
DLL	0xB800_0200	R/W	Divisor Latch Register (LS)	DLAB = 1	0x0000_000
DLM	0xB800 0204	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_000
IIR	0xB800_0208	Ŕ	Interrupt Identification Register	200	0x8181_818
FCR	0xB800_0208	W	FIFO Control Register	122	Undefined
LCR	0xB800_020C	R/W	Line Control Register	h Ca	0x0000 000
MCR	0xB800 0210	R/W	Modem Control Register	(optional)	0x0000.000
LSR	0xB800 0214	R	Line Status Register	and the	0x6060_606
MSR	0xB800 0218	R	MODEM Status Register	(optional)	0x0000.000
TOR	0xB800 021C	R/W	Time Out Register	NON.	0x0000_000
IRCR	0xB800_0220	R/W	IrDA Control Register	200	0x0000_0040
UART3 :			-	0	a va
RBR	0xB800_0300	R	Receive Buffer Register	DLAB = 0	Undefined
THR	0xB800_0300	W	Transmit Holding Register DLAB = 0		Undefined
IER	0xB800_0304	R/W	Interrupt Enable Register DLAB = 0		0x0000_000
DLL	0xB800_0300	R/W	Divisor Latch Register (LS) DLAB = 1		0x0000_000
DLM	0xB800_0304	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_000
IIR	0xB800_0308	R	Interrupt Identification Register		0x8181_818
FCR	0xB800_0308	W	FIFO Control Register		Undefined
LCR	0xB800_030C	R/W	Line Control Register		0x0000_000
MCR	0xB800_0310	R/W	Modem Control Register		
LSR	0xB800_0314	R			0x6060_606
MSR	0xB800_0318	R	MODEM Status Register (optional)		0x0000.000
TOR	0xB800_031C	R/W	Time Out Register		0x0000_000
UART4 : U	ART_BA = 0xB800	_0400			
RBR	0xB800_0400	R	Receive Buffer Register	DLAB = 0	Undefined
THR	0xB800_0400	W	Transmit Holding Register	DLAB = 0	Undefined
IER	0xB800_0404	R/W	Interrupt Enable Register	DLAB = 0	0x0000_000
DLL	0xB800_0400	R/W	Divisor Latch Register (LS)	DLAB = 1	0x0000_000
DLM	0xB800_0404	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_000
IIR	0xB800_0408	R	Interrupt Identification Register		0x8181_818
FCR	0xB800_0408	W	FIFO Control Register		Undefined
LCR	0xB800_040C	R/W	Line Control Register		0x0000_000
MCR	0xB800_0410	R/W	Modem Control Register	(optional)	0x0000.000
LSR	0xB800_0414	R	Line Status Register		0x6060_606
MSR	0xB800_0418	R	MODEM Status Register	(optional)	0x0000.000
TOR	0xB800 041C	R/W	Time Out Register		0x0000_000



#### **Receive Buffer Register (RBR)**

Register	Offset	R/W	Description	Reset Value
RBR	0XB800_0x00	R	Receive Buffer Register (DLAB = 0)	Undefined

7	6	5	4	3	2	1	0		
	8-bit Received Data								

Bits		Descriptions
[7:0]	8-bit Received Data	By reading this register, the UART will return an 8-bit data received from SIN pin (LSB first).

#### **Transmit Holding Register (THR)**

Register	offset	R/W	Description	Reset Value
THR	0XB800_0x00	W	Transmit Holding Register (DLAB = 0)	Undefined

7	6	5	4	3	2	1	0
10.			8-bit Trans	mitted Data			

Bits		Descriptions					
[7:0]	8-bit Transmitted Data By writing to this register, the UART will send out an 8-bit data through the SOUT pin (LSB first).						
	C. The						
				Publication Release Date: Jun. 18, 2010			



#### Interrupt Enable Register (IER)

Register	offset	R/W	Description	Reset Value
IER	0XB800_0x04	R/W	Interrupt Enable Register (DLAB = 0)	0x0000.0000

7	6	5	4	3	2	1	0
RESERVED				MSIE	RLSIE	THREIE	RDAIE

Bits		Descriptions
[3]	MSIE	<ul> <li>MODEM Status Interrupt (Irpt_MOS) Enable</li> <li>0 = Mask off Irpt_MOS</li> <li>1 = Enable Irpt_MOS</li> </ul>
[2]	RLSIE	<ul> <li>Receive Line Status Interrupt (Irpt_RLS) Enable</li> <li>0 = Mask off Irpt_RLS</li> <li>1 = Enable Irpt_RLS</li> </ul>
[1]	THREIE	<ul> <li>Transmit Holding Register Empty Interrupt (Irpt_THRE) Enable</li> <li>0 = Mask off Irpt_THRE</li> <li>1 = Enable Irpt_THRE</li> </ul>
[0]	RDAIE	<ul> <li>Receive Data Available Interrupt (Irpt_RDA) Enable and</li> <li>Time-out Interrupt (Irpt_TOUT) Enable</li> <li>0 = Mask off Irpt_RDA and Irpt_TOUT</li> <li>1 = Enable Irpt_RDA and Irpt_TOUT</li> </ul>
[0]	RDAIE	• 0 = Mask off Irpt_RDA and Irpt_TOUT



#### Divider Latch (Low Byte) Register (DLL)

Register	Offset	R/W	Description	Reset Value
DLL	0XB800_0x00	R/W	Divisor Latch Register (LS) (DLAB = 1)	0x0000_0000

7	6	5	4	3	2	1	0	
Baud Rate Divider (Low Byte)								

Bits			
[7:0 ]	Baud Rate Divisor (Low Byte)	The low byte of the baud rate divider	Sol Color

#### Divisor Latch (High Byte) Register (DLM)

Register	Offset	R/W	Description	Reset Value
DLM	0XB800_0x04	R/W	Divisor Latch Register (MS) (DLAB = 1)	0x0000_0000

7	6	5	4	3	2	1	0		
Baud Rate Divider (High Byte)									
STOP 1									

Bits	Descriptions				
[7:0 ]	Baud Rate Divisor (High Byte)	The high byte of the baud rate divider			

This 16-bit divider {DLM, DLL} is used to determine the baud rate as follows

Baud Rate = Crystal Clock / {16 \* [Divisor + 2]}

Note: This definition is different from 16550



#### Interrupt Identification Register (IIR)

Register	Offset	R/W	Description	Reset Value
IIR	0XB800_0x08	R	Interrupt Identification Register	0x8181_8181

7	6	5	4	3	2	1	0
FMES	RFTLS		DMS	IID			NIP

Bits	Descriptio	ons					
[7]	FMES	<b>FIFO Mode Enable Status</b> This bit indicates whether the FIFO mode is enabled or not. Since the FIFO mode is always enabled, this bit always shows the logical 1 when CPU is reading this register.					
[6:5 ]	RFTLS	<b>Rx FIFO Threshold Level Status</b> These bits show the current setting of receiver FIFO threshold level (RTHO). The meaning of RTHO is defined in the following FCR description.					
[4]	DMS	<b>DMA Mode Select</b> The DMA function is not implemented in this version. When reading IIR, the DMS is always returned 0.					
[3:1 ]	IID	Interrupt Identification The IID together with NIP indicates the current interrupt request from UART.					
[0]	NIP	No Interrupt Pending There is no pending interrupt.					
X							
		Publication Release Date: Jun. 18, 201 475 Revision: A					



#### **Interrupt Control Functions**

IIR [3:0]	Priority	Interrupt Type	Interrupt Source	Interrupt Reset control
1		None	None	5
0110	Highest	Receiver Line Status (Irpt_RLS)	Overrun error, parity error, framing error, or break interrupt	Reading the LSR
0100	Second	Received Data Available (Irpt_RDA)	Receiver FIFO threshold level is reached	Receiver FIFO drops below the threshold level
1100	Second	Receiver FIFO Time- out (Irpt_TOUT)	Receiver FIFO is non- empty and no activities are occurred in the receiver FIFO during the TOR defined time duration	Reading the RBR
0010	Third	Transmitter Holing Register Empty (Irpt_THRE)	Transmitter holding register empty	Reading the IIR (if source of interrupt is Irpt_THRE) or writing into the THR
0000	Fourth	MODEM Status (Irpt_MOS)	The CTS bits are changing state.	Reading the MSR (optional)

Note: These definitions of bit 7, bit 6, bit 5, and bit 4 are different from the 16550.



#### FIFO Control Register (FCR)

Register	Offset	R/W	Description	Reset Value
FCR	0XB800_0x08	W	FIFO Control Register	Undefined

7	6	5	4	3	2	1	0
	RF	ITL		DMS	TFR	RFR	FME

Bits	Descript	ions											
		Rx FIFO	Interrupt (Irp	ot_RDA) Ti	igger L	evel	°O)						
		UARTO	RFITL [7:4]	Trigger Level			RFITL[7:4]	Trigger Level	0				
		UART2	00xx	01 bytes			0000	01 bytes	0				
5-7 43	RFITL			DELT	551 <b>7</b> 1	UART3	01xx	04 bytes			0001	04 bytes	1
[7:4]		UART4	10xx	08 bytes		UART1	0010	08 bytes					
			11xx	14 bytes			0011	14 bytes					
				,			0100	30 bytes					
							0101	46 bytes					
							others	62 bytes					
[3]	DMS		<b>de Select</b> function is not	implemente	ed in this	s versior	۱.						
[2]	TFR	becomes	<b>Reset</b> nis bit will gene empty (Tx poir cally after the re	nter is reset	: to 0) a	after suc							
	Va. V	Rx FIFO	Reset										
[1]	RFR	becomes	iis bit will gener empty (Rx poir cally after the re	nter is reset	to 0) a	fter suc							
		FIFO Mo	de Enable										
[0]	FME	while rea	UART is always ding always ge ; otherwise, th	ts logical o	ne. This	bit mus	st be 1 when o						



#### Line Control Register (LCR)

Register	offset R/W		Description	Reset Value
LCR	0XB800_0x0C	R/W	Line Control Register	0x0000_0000

7	6	5	4	3	2	1	0
DLAB	BCB	SPE	EPE	PBE	NSB	W N	LS

Bits		Descriptions
		Divider Latch Access Bit
[7]	DLAB	0 = It is used to access RBR, THR or IER.
		1 = It is used to access Divisor Latch Registers {DLL, DLM}.
		Break Control Bit
[6]	ВСВ	When this bit is set to logic 1, the serial data output (SOUT) is forced to the Spacing State (logic 0). This bit acts only on SOUT and has no effect on the transmitter logic.
		Stick Parity Enable
		0 = Disable stick parity
[5]	SPE	1 = Parity bit is transmitted and checked as a logic 1 if bit 4 is 0 (odd parity), or as a logic 0 if bit 4 is 1 (even parity). This bit has effect only when bit 3 (parity bit enable) is set.
No.		Even Parity Enable
[4]	EPE	0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits.
[4]	EPE	1 = Even number of logic 1's are transmitted or checked in the data word and parity bits.
1		This bit has effect only when bit 3 (parity bit enable) is set.
		Publication Release Date: Jun. 18, 2010 478 Revision: A4



		Parity Bit Enable	e ha	She and the second s				
[3]	PBE	0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer.						
		1 = Parity bit is generated or checked between the "last data word bit" and "stop bit" of the serial data.						
		Number of "STC	)P bit"	Con the				
		0= One " STOP	bit" is generated in the	transmitted data				
[2]	NSB		1= One and a half "STOP bit" is generated in the transmitted data when 5-bit word length is selected;					
		Two " STOP bit" i	s generated when 6-, 7-	and 8-bit word length is selected.				
		Word Length Se	lect	92.72				
		WLS[1:0]	Character length	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~				
[1:0]	WLS	00	5 bits	25				
		01	6 bits					
		10	7 bits					
		11	8 bits					





#### Modem Control Register (MCR)

Register	offset	R/W	Description	Reset Value
MCR	0XB800_0x10	R/W	Modem Control Register (Optional)	0x0000_0000

7	6	5	4	3	2	1	0
	Reserved		LBME	Rese	rved	RTS#	DTR#

Bits		Descriptions	
[4]	LBME	Loop-back Mode Enable 0 = Disable 1 = When the loop-back mode is enabled, the following signals are content internally: SOUT connected to SIN and SOUT pin fixed at logic 1 RTS# connected to CTS# and RTS# pin fixed at logic 1 DTR# connected to DSR# and DTR# pin fixed at logic 1	connected
[1]	RTS#	Complement version of RTS# (Request-To-Send) signal Writing 0x00 to MCR, RTS# bit are set to logic 1's; Writing 0x0f to MCR, RTS# bit are reset to logic 0's.	
[0]	DTR#	Complement version of DTR# (Data-Terminal-Ready) signal Writing 0x00 to MCR, DTR# bit are set to logic 1's;	
1	DTR#	Writing 0x00 to MCR, DTR# bit are set to logic 1's;	
2		Writing 0x0f to MCR, DTR# bit are reset to logic 0's.	
	AN A	Writing 0x0f to MCR, DTR# bit are reset to logic 0's.	
		Writing 0x0f to MCR, DTR# bit are reset to logic 0's.	
		Writing 0x0f to MCR, DTR# bit are reset to logic 0's.	



#### Line Status Control Register (LSR)

Register	Offset	R/W	Description	Reset Value
LSR	0XB800_0x14	R	Line Status Register	0x6060_6060

7	6	5	4	3	2	1	0
ERR_Rx	TE	THRE	BH	FEI	PEI	OEI	RFDR
•					Sol and a second	Clark Contraction	

	ons
	Rx FIFO Error 0 = Rx FIFO works normally
ERR_Rx	<ul> <li>1 = There is at least one parity error (PE), framing error (FE), or break indication (BI) in the FIFO. ERR_Rx is cleared when CPU reads the LSR and if there are no subsequent errors in the Rx FIFO.</li> </ul>
	Transmitter Empty
TE	0 = Either Transmitter Holding Register ( <b>THR</b> - Tx FIFO) or Transmitter Shift Register ( <b>TSR</b> ) are not empty.
	1 = Both THR and TSR are empty.
	Transmitter Holding Register Empty
	0 = THR is not empty.
	1 = THR is empty.
INKE	THRE is set when the last data word of Tx FIFO is transferred to Transmitter Shift Register (TSR). The CPU resets this bit when the THR (or Tx FIFO) is loaded. This bit also causes the UART to issue an interrupt (Irpt_THRE) to the CPU when IER [1]=1.
Sac	Break Interrupt Indicator
BH	This bit is set to a logic 1 whenever the received data input is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU reads the contents of the LSR.
	TE



		Framing Error Indicator					
[3]	FEI	This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU reads the contents of the LSR.					
		Parity Error Indicator					
[2]	PEI	This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU reads the contents of the LSR.					
		Overrun Error Indicator					
[1]	OEI	An overrun error will occur only after the Rx FIFO is full and the next character has been completely received in the shift register. The character in the shift register is overwritten, but it is not transferred to the Rx FIFO. OE is indicated to the CPU as soon as it happens and is reset whenever the CPU reads the contents of the LSR.					
		Rx FIFO Data Ready					
[0]	RFDR	0 = Rx FIFO is empty					
		1 = Rx FIFO contains at least 1 received data word.					

LSR [4:2] (BII, FEI, PEI) are revealed to the CPU when its associated character is at the top of the Rx FIFO. These three error indicators are reset whenever the CPU reads the contents of the LSR.

LSR [4:1] (BII, FEI, PEI, OEI) are the error conditions that produce a "receiver line status interrupt" (Irpt\_RLS) when IER [2]=1. Reading LSR clears Irpt\_RLS. Writing LSR is a null operation (not suggested).



#### Modem Status Register (MSR)

Register	offset	R/W	Description	Reset Value
MSR	0XB800_0x18	R	MODEM Status Register (Optional)	0×0000.0000

7	6	5	4	3	2	1	0
Rese	rved	DSR#	CTS#	Rese	rved	DDSR	DCTS

	Descripti	ons
[5]	DSR#	Complement version of data set ready (DSR#) input (This bit is selected by IP)
[4]	CTS#	Complement version of clear to send (CTS#) input (This bit is selected by IP)
[1]	DDSR	DSR# State Change (This bit is selected by IP) This bit is set whenever DSR# input has changed state, and it will be reset if the CPU reads the MSR. Whenever any of MSR [1] is set to logic 1, a Modem Status Interrupt is generated if IER[3]=1. Writing MSR is a null operation (not suggested).
[0]	DCTS	CTS# State Change (This bit is selected by IP) This bit is set whenever CTS# input has changed state, and it will be reset if the CPU reads the MSR. Whenever any of MSR [0] is set to logic 1, a Modem Status Interrupt is generated if IER[3]=1. Writing MSR is a null operation (not suggested).
[0]	DUIS	reads the MSR. Whenever any of MSR [0] is set to logic 1, a Modem Status Interrupt
2		



#### **Time-Out Register (TOR)**

Register	offset	R/W	Description	Reset Value
TOR	0XB800_0x1C	R/W	Time Out Register	0x0000_0000
			Car the	

7	6	5	4	3	2	1	0
TOIE				τοις	Sil	"Con	

Bits	Descriptions					
[7]	ΤΟΙΕ	Time Out Interrupt Enable The feature of receiver time out interrupt is enabled only when TOR [7] = IER[0] = 1.				
[6:0]	тоіс	<b>Time Out Interrupt Comparator</b> The time out counter resets and starts counting (the counting clock = baud rate) whenever the Rx FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (Irpt_TOUT) is generated if TOR [7] = IER [0] = 1. A new incoming data word or Rx FIFO empty clears Irpt_TOUT.				





#### IrDA Control Register (IRCR)

Register	Offset	R/W	Description	Reset Value
IRCR	0xB800_0220	R/W	IrDA Control Register for UART2	0x0000_0040

	7	6	5	4	3	2	1	0
Res	erved	INV_Rx	INV_Tx		Reserved	Sec.	Tx_SELECT	IrDA_EN

Bits			Descriptions	
[6]	INV_Rx	INV_Rx 1: Inverse Rx input signal 0: No inversion		E.S.
[5]	INV_Tx	INV_Tx 1: Inverse Tx output signa 0: No inversion	I	
[1]	Tx_SELECT	Tx_SELECT 1: Enable IrDA transmitter 0: Enable IrDA receiver	-	
[0]	IrDA_EN	IrDA_EN 1: Enable IrDA block 0: Disable IrDA block		
				Publication Release Date: Jun. 18, 2010
			485	Publication Release Date: Jun. 18, 2010 Revision: A4

### 32-BIT ARM926EJ-S BASED MCU

# 7.16 TIMER Controller

# 7.16.1 General Timer Controller

The timer module includes five channels, TIMER0~TIMER4, they can easily be implemented as counting scheme. The timer can perform functions like frequency measurement, event counting, interval measurement, pulse generation, delay timing, and so on. The timer possesses features such as adjustable resolution, programmable counting period, and detailed information. The timer can generate an interrupt signal upon timeout, or provide the current value of count during operation.

The general TIMER Controller includes the following features

- Five channels with a 24-bit down counter and an interrupt request each
- Independent clock source for each channel
- Maximum uninterrupted time = (1 / 15 MHz) \* (255) \* (2<sup>2</sup>4 1), if TCLK = 15 MHz

## 7.16.2 Watchdog Timer

The purpose of watchdog timer is to perform a system restart after the software running into a problem. This prevents system from hanging for an indefinite period of time. It is a free running timer with programmable time-out intervals. When the specified time internal expires, a system reset can be generated. If the watchdog timer reset function is enabled and the watchdog timer is not being reset before timing out, then the watchdog reset is activated after 1024 WDT clocks. Setting **WTE** in the register **WTCR** enables the watchdog timer.

The WTR should be set before making use of watchdog timer. This ensures that the watchdog timer restarts from a know state. The watchdog timer will start counting and time-out after a specified period of time. The time-out interval is selected by two bits, WTIS[1:0]. The WTR is self-clearing, i.e., after setting it, the hardware will automatically reset it. When timeout occurs, Watchdog Timer interrupt flag is set. Watchdog Timer waits for an additional 1024 WDT clock cycles before issuing a reset signal, if the WTRE is set. The WTRF will be set and the reset signal will last for 15 WDT clock cycles long. When used as a simple timer, the interrupt and reset functions are disabled. Watchdog Timer will set the WTIF each time a timeout occurs. The WTIF can be polled to check the status, and software can restart the timer by setting the WTR.

# nuvoton

### 32-BIT ARM926EJ-S BASED MCU

# 7.16.3 Timer Control Registers Map

**R**: read only, **W**: write only, **R/W**: both read and write, **C**: Only value 0 can be written

	Address	R/W/C	Description	Reset Value
TMR_BA =	= 0xB800_1000		AN STA	
TCSR0	0xB800_1000	R/W	Timer Control and Status Register 0	0x0000_0005
TCSR1	0xB800_1004	R/W	Timer Control and Status Register 1	0x0000_0005
TICRO	0xB800_1008	R/W	Timer Initial Control Register 0	0x0000_0000
TICR1	0xB800_100C	R/W	Timer Initial Control Register 1	0x0000_0000
TDR0	0xB800_1010	R	Timer Data Register 0	0x0000_0000
TDR1	0xB800_1014	R	Timer Data Register 1	0x0000_0000
TISR	0xB800_1018	R/C	Timer Interrupt Status Register	0x0000_0000
WTCR	0xB800_101C	R/W	Watchdog Timer Control Register	0x0000_0400
TCSR2	0xB800_1020	R/W	Timer Control and Status Register 2	0x0000_0005
TCSR3	0xB800_1024	R/W	Timer Control and Status Register 3	0x0000_0005
TICR2	0xB800_1028	R/W	Timer Initial Control Register 2	0x0000_0000
TICR3	0xB800_102C	R/W	Timer Initial Control Register 3	0x0000_0000
TDR2	0xB800_1030	R	Timer Data Register 2	0x0000_0000
TDR3	0xB800_1034	R	Timer Data Register 3	0x0000_0000
TCSR4	0xB800_1040	R/W	Timer Control and Status Register 4	0x0000_0005
TICR4	0xB800_1048	R/W	Timer Initial Control Register 4	0x0000_0000
TDR4	0xB800_1050	R	Timer Data Register 4	0x0000_0000
TCSR4 TICR4	0xB800_1040 0xB800_1048	R/W R/W	Timer Control and Status Register 4 Timer Initial Control Register 4	0x0000_000 0x0000_000

# nuvoton

### 32-BIT ARM926EJ-S BASED MCU

#### Timer Control and Status Register 0~4 (TCR0~TCR4)

Register	Address	R/W/C	Description	Reset Value
TCSRO	0xB800_1000	R/W	Timer Control and Status Register 0	0x0000_0005
TCSR1	0xB800_1004	R/W	Timer Control and Status Register 1	0x0000_0005
TCSR2	0xB800_1020	R/W	Timer Control and Status Register 2	0x0000_0005
TCSR3	0xB800_1024	R/W	Timer Control and Status Register 3	Ox0000_0005
TCSR4	0xB800_1040	R/W	Timer Control and Status Register 4	0x0000_0005
			2	200

31	30	29	28	27	26	25	24
RESERVED	CE	IE	MC	DE	CRST	САСТ	RESERVED
23	22	21	20	19	18	17	16
	RESERVED						
15	14	13	12	11	10	9	8
	RESERVED						
7	6	5	4	3	2	1	0
	PRESCALE						

Bits			Descri	ptions
[30]	CE	Counter Enable 0 = Stops counting 1 = Starts counting		
[29]	AL IE		terrupt. I	f timer interrupt is enabled, the timer asserts its ciated counter decrements to zero.
	S. A.			
			488	Publication Release Date: Jun. 18, 2010 Revision: A4

[28:27]       MODE         [26]       CRST         [26]       CRST         [25]       CACT         Timer This bit 0 = Tin 1 = Tin         [25]       CACT	effect. set Time	The timer is operating in the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CE is automatically cleared then. The timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled). The timer is operating in the toggle mode. The associated interrupt signal is changing back and forth (if IE is enabled) with 50% duty cycle. Reserved for further use			
[26]CRSTCounter Set this 0 = No 1 = Re[25]CACTTimer This bit 0 = Tim 1 = Tim[7:0]PRESCALEClock i PRESC	01 10 11 er Reset s bit will effect. set Time	associated interrupt signal is generated once (if IE is enabled) and CE is automatically cleared then.         The timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).         The timer is operating in the toggle mode. The associated interrupt signal is changing back and forth (if IE is enabled) with 50% duty cycle.         Reserved for further use         et         reset the TIMER counter, and also force CEN to 0.         er's pre-scale counter, internal 24-bit counter and CEN.			
[26]CRSTCounter Set this 0 = No 1 = Re[25]CACTTimer This bit 0 = Tim 1 = Tim[7:0]PRESCALEClock i PRESC	10 11 er Reset s bit will effect. set Time	associated interrupt signal is generated periodically (if IE is enabled). The timer is operating in the toggle mode. The associated interrupt signal is changing back and forth (if IE is enabled) with 50% duty cycle. Reserved for further use t reset the TIMER counter, and also force CEN to 0.			
CRSTSet this 0 = No 1 = Re[25]CACTTimer This bit 0 = Tim 1 = Tim[25]CACTClock i Clock i PRESCALE	11 er Reset s bit will effect. set Time	associated interrupt signal is changing back and forth (if IE is enabled) with 50% duty cycle. Reserved for further use			
[26]CRSTSet this 0 = No 1 = Re[25]CACTTimer This bit 0 = Tim 1 = Tim[25]CACTClock i Clock i PRESCALE	e <b>r Reset</b> s bit will effect. set Time	et reset the TIMER counter, and also <b>force CEN to O</b> . er's pre-scale counter, internal 24-bit counter and CEN.			
CRSTSet this 0 = No 1 = Re[25]CACTTimer This bit 0 = Tim 1 = Tim[25]CACTClock i Clock i PRESCALE	s bit will effect. set Time	reset the TIMER counter, and also <b>force CEN to O</b> . er's pre-scale counter, internal 24-bit counter and CEN.			
CRSTSet this 0 = No 1 = Re[25]CACTTimer This bit 0 = Tim 1 = Tim[25]CACTClock i Clock i PRESCALE	s bit will effect. set Time	reset the TIMER counter, and also <b>force CEN to O</b> . er's pre-scale counter, internal 24-bit counter and CEN.			
CACTThis bit 0 = Tin 1 = Tin[25]CACTClock i Clock i PRESCALE	is in Act				
[7:0] <b>PRESCALE</b> Clock i	: indicate ner is <b>no</b>	Timer is in Active This bit indicates the counter status of timer. 0 = Timer is not active. 1 = Timer is in active.			
A A A	nput is d ALE is co	<b>He Divide Count</b> divided by PRESCALE + 1 before it is fed to the counter (here onsidered as a decimal number). If PRESCALE = 0, then there			



#### Timer Initial Count Register 0~4 (TICR0~TICR4)

Register	Address	R/W/C	Description	Reset Value
TICRO	0xB800_1008	R/W	Timer Initial Control Register 0	0x0000_00FF
TICR1	0xB800_100C	R/W	Timer Initial Control Register 1	0x0000_00FF
TICR2	0xB800_1028	R/W	Timer Initial Control Register 2	0x0000_00FF
TICR3	0xB800_102C	R/W	Timer Initial Control Register 3	0x0000_00FF
TICR4	0xB800_1048	R/W	Timer Initial Control Register 4	0x0000_00FF

31	30	29	28	27	26	25	24
						11600	
			RESE	RVED		"Oh	(A)
23	22	21	20	19	18	17	16
TIC[23:16]							
15	14	13	12	11	10	9	8
TIC[15:8]							
7	6	5	4	3	2	1	0
TIC[7:0]							

ſ	Bits	Descriptions					
	d2.		<b>Timer Initial Count</b> This is a 24-bit value representing the initial count. Timer will reload this value whenever the counter is decremented to zero.				
1	[23:0]	TIO	NOTE:				
9	[23:0] TIC		(1) Never write 0x0 in TIC, or the core will run into unknown state.				
			(2) No matter CEN is 0 or 1, whenever software write a new value into this register, Timer will restart counting using this new value and abort previous count.				
			Publication Release Date: Jun. 18, 2010 490 Revision: A4				

## 32-BIT ARM926EJ-S BASED MCU

#### Timer Data Register 0~4 (TDR0~TDR4)

Register	Address	R/W/C	Description	Reset Value
TDRO	0xB800_1010	R	Timer Data Register 0	0x0000_00FF
TDR1	0xB800_1014	R	Timer Data Register 1	0x0000_00FF
TDR2	0xB800_1030	R	Timer Data Register 2	0x0000_00FF
TDR3	0xB800_1034	R	Timer Data Register 3	0x0000_00FF
TDR4	0xB800_1050	R	Timer Data Register 4	0x0000_00FF

							5
31	30	29	28	27	26	25	24
RESERVED							~~~~
23	22	21	20	19	18	17	16
TDR[23:16]							
15	14	13	12	11	10	9	8
TDR[15:8]							
7	6	5	4	3	2	1	0
TDR[7:0]							

	Descriptions					
		<b>Timer Data Register</b> The current count is registered in this 24-bit value.				
[23:0]	TDR	<b>NOTE:</b> Software can read a correct current value on this register only when <b>CEN</b> = <b>O</b> , or the value represents here could not be a correct one.				
N.	2C.					



#### Timer Interrupt Status Register (TISR)

Register	Address	R/W/C Description		Reset Value	
TISR	0xB800_1018	R/C	Timer Interrupt Status Register	0x0000_0000	
			YOR STOR		

					Mark All		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
RESERVED							
15	14	13	12	11	10	9	8
RESERVED							
7	6	5	4	3	2	1	0
	RESERVED		TIF4	TIF3	TIF2	TIF1	TIFO

Bits		Descriptions				
[4]	Timer Interrupt Flag 40 = It indicates that the timer 4 does not count down to zero yet. can reset this bit after the timer interrupt 4 had occurred. 1 = It indicates that the counter of timer 4 is decremented to zero;NOTE: This bit is read only, but can be cleared by writing 1 to this					
[3]	TIF3Timer Interrupt Flag 3 0 = It indicates that the timer 3 does not count down to zero ye can reset this bit after the timer interrupt 3 had occurred. 1 = It indicates that the counter of timer 3 is decremented to zero					
	P	<b>NOTE</b> : This bit is read only, but can be cleared by writing 1 to this bit.				
[2]	TIF2Timer Interrupt Flag 2 0 = It indicates that the timer 2 does not count down to zero yet. Softwork can reset this bit after the timer interrupt 2 had occurred. 1 = It indicates that the counter of timer 2 is decremented to zero;					
	-92-0	<b>NOTE</b> : This bit is read only, but can be cleared by writing 1 to this bit.				
		Publication Release Date: Jun. 18, 2010 492 Revision: A4				



[1]	TIF1	<ul> <li>Timer Interrupt Flag 1</li> <li>0 = It indicates that the timer 1 does not count down to zero yet. Software can reset this bit after the timer interrupt 1 had occurred.</li> <li>1 = It indicates that the counter of timer 1 is decremented to zero;</li> <li>NOTE: This bit is read only, but can be cleared by writing 1 to this bit.</li> </ul>
[0]	TIFO	<ul> <li>Timer Interrupt Flag 0</li> <li>0 = It indicates that the timer 0 does not count down to zero yet. Software can reset this bit after the timer interrupt 0 had occurred.</li> <li>1 = It indicates that the counter of timer 0 is decremented to zero;</li> <li>NOTE: This bit is read only, but can be cleared by writing 1 to this bit.</li> </ul>





#### Watchdog Timer Control Register (WTCR)

Register	Address	R/W/C	Description	Reset Value
WTCR	0xB800_101C	R/W	Watchdog Timer Control Register	0x0000_0000

					X Lay	34	
31	30	29	28	27	26	25	24
			RE	SERVED	° ()	200	
23	22	21	20	19	18	17	16
			RE	SERVED		"AL	5
15	14	13	12	11	10	9	8
		RESERVED			WTCLK	RESER	VED
7	6	5	4	3	2	1	0
WTE	WTIE	WTIS		WTIF	WTRF	WTRE	WTR

Bits		Descriptions
[10]	WTCLK	Watchdog Timer ClockThis bit is used for deciding whether the Watchdog timer clock input is dividedby 256 or not. Clock source of Watchdog timer is Crystal input.0 = Using original clock input1 = The clock input will be divided by 256NOTE: When WTTME = 1, set this bit has no effect on WDT clock (using original clock input).
[7]	WTE	Watchdog Timer Enable 0 = Disable the watchdog timer 1 = Enable the watchdog timer
[6]	WTIE	Watchdog Timer Interrupt Enable 0 = Disable the watchdog timer interrupt 1 = Enable the watchdog timer interrupt
	S. C. R.	Publication Release Date: Jun. 18, 2010 494 Revision: A4



		Watchdog Timer Interval Select These two bits select the interval for the watchdog timer. No matter which interval is chosen, the reset time-out is always occurred 1024 clocks later than the interrupt time-out.						
[5:4]	WTIS	WTIS	Interrupt Timeout	Reset Timeout	Real Time Interval (CLK=15MHz/256)			
		00	2 <sup>14</sup> clocks	2 <sup>14</sup> + 1024 clocks	0.28 sec.			
		01	2 <sup>16</sup> clocks	2 <sup>16</sup> + 1024 clocks	1.12 sec.			
		10	2 <sup>18</sup> clocks	2 <sup>18</sup> + 1024 clocks	4.47 sec.			
		11	2 <sup>20</sup> clocks	2 <sup>20</sup> + 1024 clocks	17.9 sec.			
[3]	WTIF	<ul> <li>Watchdog Timer Interrupt Flag</li> <li>If the watchdog interrupt is enabled, then the hardware will set this bit to indicate that the watchdog interrupt has occurred. If the watchdog interrupt is not enabled, then this bit indicates that a time-out period has elapsed.</li> <li>0 = Watchdog timer interrupt does not occur</li> <li>1 = Watchdog timer interrupt occurs</li> <li>NOTE: This bit is read only, but can be cleared by writing 1 to this bit.</li> </ul>						
[2]	WTRF	<ul> <li>Watchdog Timer Reset Flag</li> <li>When the watchdog timer initiates a reset, the hardware will set this bit. This flag can be read by software to determine the source of reset. Software is responsible to clear it up manually. If WTRE is disabled, then the watchdog timer has no effect on this bit.</li> <li>0 = Watchdog timer reset does not occur</li> <li>1 = Watchdog timer reset occurs</li> </ul>						
[1]	WTRE	Watchdog Timer Reset Enable         Setting this bit will enable the watchdog timer reset function.         0 = Disable watchdog timer reset function         1 = Enable watchdog timer reset function						
mi -		<b>NOTE</b> : This bit is read only, but can be cleared by writing 1 to this bit.						
[0]	WTR	<ul> <li>Watchdog Timer Reset</li> <li>This bit brings the watchdog timer into a known state. It helps reset the watchdog timer before a time-out situation occurring. Failing to set WTR before time-out will initiates an interrupt if WTIE is set. If WTRE is set, a watchdog timer reset will be generated 512 clocks after time-out. This bit is self-clearing.</li> <li>0 = No operation</li> <li>1 = Reset the contents of the watchdog timer</li> </ul>						

## 32-BIT ARM926EJ-S BASED MCU

#### **Advanced Interrupt Controller** 7.17

An *interrupt* temporarily changes the sequence of program execution to react to a particular event such as power failure, watchdog timer timeout, transmit/receive request from Ethernet MAC Controller, and so on. The CPU processor provides two modes of interrupt, the Fast Interrupt (FIQ) mode for critical session and the Interrupt (IRQ) mode for general purpose. The IRQ request is occurred when the nIRQ input is asserted. Similarly, the FIQ request is occurred when the nFIQ input is asserted. The FIQ has privilege over the IRQ and can preempt an ongoing IRQ. It is possible to ignore the FIQ and the IRQ by setting the F and I bits in the current program status register (CPSR).

The Advanced Interrupt Controller (AIC) is capable of processing the interrupt requests up to 32 different sources. Currently, 30 interrupt sources are defined. Each interrupt source is uniquely assigned to an *interrupt channel*. For example, the watchdog timer interrupt is assigned to channel 1. The AIC implements a proprietary eight-level priority scheme that categories the available 30 interrupt sources into eight priority levels. Interrupt sources within the priority level 0 is the highest priority and the priority level 7 is the lowest. In order to make this scheme work properly, a certain priority level must be specified to each interrupt source during power-on initialization; otherwise, the system shall behave unexpectedly. Within each priority level, interrupt source that is positioned in a lower channel has a higher priority. Interrupt source that is active, enabled, and positioned in the lowest channel with priority level 0 is promoted to the FIQ. Interrupt sources within the priority levels other than 0 are routed to the IRQ. The IRQ can be preempted by the occurrence of the FIQ. Interrupt nesting is performed automatically by the AIC.

Though interrupt sources originated from the chip itself are intrinsically high-level sensitive, the AIC can be configured as either low-level sensitive, high-level sensitive, negative-edge triggered, or positive-edge triggered to each interrupt source.

The advanced interrupt controller includes the following features:

- External interrupts can be programmed as either edge-triggered or level-sensitive
- External interrupts can be programmed as either low-active or high-active •
- Flags to reflect the status of each interrupt source
- Individual mask for each interrupt source
- Proprietary 8-level interrupt scheme to employ the priority scheme. •
- Priority methodology is adopted to allow for interrupt daisy-chaining
- Automatically masking out the lower priority interrupt during interrupt nesting
- clea. Automatically clearing the interrupt flag when the external interrupt source is programmed to be edgetriggered



# 7.17.1 Interrupt Sources

Priority	Name	Mode	Source
1 (Highest)	WDT_INT	Positive Level	Watch Dog Timer Interrupt
2	nIRQ_Group0	Positive Level	External Interrupt Group 0
3	nIRQ_Group1	Positive Level	External Interrupt Group 1
4	ACTL_INT	<b>Positive Level</b>	Audio Controller Interrupt
5	LCD_INT	<b>Positive Level</b>	LCD Controller Interrupt
6	RTC_INT	Positive Level	RTC Interrupt
7	UART_INTO	Positive Level	UART Interrupt0
8	UART_INT1	Positive Level	UART Interrupt1
9	UART_INT2	Positive Level	UART Interrupt2
10	UART_INT3	Positive Level	UART Interrupt3
11	UART_INT4	Positive Level	UART Interrupt4
12	T_INTO	Positive Level	Timer Interrupt 0
13	T_INT1	Positive Level	Timer Interrupt 1
14	T_INT_Group	Positive Level	Timer Interrupt Group
15	USBH_INT_Group	Positive Level	USB Host Interrupt Group
16	EMCTx_INT	Positive Level	EMC Tx Interrupt
17	EMCRx_INT	Positive Level	EMC Rx Interrupt
18	GDMA_INT_Group	Positive Level	GDMA Interrupt Group
19	DMAC_INT	Positive Level	DMAC Interrupt
20	FMI_INT	Positive Level	FMI Interrupt
21	USBD_INT	Positive Level	USB Device Interrupt
22	ATAPI _INT	Positive Level	ATAPI interrupt
23	G2D_INT	Positive Level	2D Graphic Engine Interrupt
24	Reserved	Reserved	Reserved
25	SC_INT_Group	Positive Level	Smart Card Interrupt Group
26	I2C_INT_Group	Positive Level	I2C Interrupt Group
27		Positive Level	USI Interrupt
28	PWM_INT	Positive Level	PWM Timer Interrupt
29	KPI_INT	Positive Level	Keypad Interrupt
30	PS2_INT_Group	Positive Level	PS2 Interrupt Group
31	ADC_INT	Positive Level	ADC Interrupt

# 32-BIT ARM926EJ-S BASED MCU

Interrupt Group	Interrupt Sources
External Interrupt Group 0	External Pins : nIRQ[3:0]
External Interrupt Group 1	External Pins : nIRQ[7:4]; ICE Signals : COMMRX,COMMTX
Timer Interrupt Group	TIMER2, TIMER3, and TIMER4
USB Host Interrupt Group	OHCI and EHCI USB Host Controller
GDMA Interrupt Group	GDMA0 and GDMA1
Smart Card Interrupt Group	Smart Card 0 and Smart Card 1
I2C interrupt Group	I2C Line 0 and I2C Line 1
PS2 interrupt Group	PS2 Port 0 and PS2 Port 1

# 7.17.2 AIC Registers Map

			NL.	
Register	Address	R/W	Description	Reset Value
AIC_BA = OxE	3800_2000			Cher Son
AIC_SCR1	0xB800_2004	R/W	Source Control Register 1	0x0000_0047
AIC_SCR2	0xB800_2008	R/W	Source Control Register 2	0x0000_0047
AIC_SCR3	0xB800_200C	R/W	Source Control Register 3	0x0000_0047
AIC_SCR4	0xB800_2010	R/W	Source Control Register 4	0x0000_0047
AIC_SCR5	0xB800_2014	R/W	Source Control Register 5	0x0000_0047
AIC_SCR6	0xB800_2018	R/W	Source Control Register 6	0x0000_0047
AIC_SCR7	0xB800_201C	R/W	Source Control Register 7	0x0000_0047
AIC_SCR8	0xB800_2020	R/W	Source Control Register 8	0x0000_0047
AIC_SCR9	0xB800_2024	R/W	Source Control Register 9	0x0000_0047
AIC_SCR10	0xB800_2028	R/W	Source Control Register 10	0x0000_0047
AIC_SCR11	0xB800_202C	R/W	Source Control Register 11	0x0000_0047
AIC_SCR12	0xB800_2030	R/W	Source Control Register 12	0x0000_0047
AIC_SCR13	0xB800_2034	R/W	Source Control Register 13	0x0000_0047
AIC_SCR14	0xB800_2038	R/W	Source Control Register 14	0x0000_0047
AIC_SCR15	0xB800_203C	R/W	Source Control Register 15	0x0000_0047
AIC_SCR16	0xB800_2040	R/W	Source Control Register 16	0x0000_0047
AIC_SCR17	0xB800_2044	R/W	Source Control Register 17	0x0000_0047
AIC_SCR18	0xB800_2048	R/W	Source Control Register 18	0x0000_0047
AIC_SCR19	0xB800_204C	R/W	Source Control Register 19	0x0000_0047
AIC_SCR20	0xB800_2050	R/W	Source Control Register 20	0x0000_0047

			second	
AIC_SCR21	0xB800_2054	R/W	Source Control Register 21	0x0000_0047
AIC_SCR22	0xB800_2058	R/W	Source Control Register 22	0x0000_0047
AIC_SCR23	0xB800_205C	R/W	Source Control Register 23	0x0000_0047
AIC_SCR24	0xB800_2060	R/W	Reserved	0x0000_0047
AIC_SCR25	0xB800_2064	R/W	Source Control Register 25	0x0000_0047
AIC_SCR26	0xB800_2068	R/W	Source Control Register 26	0x0000_0047
AIC_SCR27	0xB800_206C	R/W	Source Control Register 27	0x0000_0047
AIC_SCR28	0xB800_2070	R/W	Source Control Register 28	0x0000_0047
AIC_SCR29	0xB800_2074	R/W	Source Control Register 29	0x0000_0047
AIC_SCR30	0xB800_2078	R/W	Source Control Register 30	0x0000_0047
AIC_SCR31	0xB800_207C	R/W	Source Control Register 31	0x0000_0047
AIC_IRQSC	0xB800_2080	R/W	External Interrupt Control Register	0x0000_0000
AIC_GEN	0xB800_2084	R/W	Interrupt Group Enable Control Register	0x0000_0000
AIC_GASR	0xB800_2088	R	Interrupt Group Active Status Register	0x0000_0000
AIC_GSCR	0xB800_208C	W/R	Interrupt Group Status Clear Register	0x0000_0000
AIC_IRSR	0xB800_2100	R	Interrupt Raw Status Register	0x0000_0000
AIC_IASR	0xB800_2104	R	Interrupt Active Status Register	0x0000_0000
AIC_ISR	0xB800_2108	R	Interrupt Status Register	0x0000_0000
AIC_IPER	0xB800_210C	R	Interrupt Priority Encoding Register	0x0000_0000
AIC_ISNR	0xB800_2110	R	Interrupt Source Number Register	0x0000_0000
AIC_IMR	0xB800_2114	R	Interrupt Mask Register	0x0000_0000
AIC_OISR	0xB800_2118	R	Output Interrupt Status Register	0x0000_0000
AIC_MECR	0xB800_2120	W	Mask Enable Command Register	Undefined
AIC_MDCR	0xB800_2124	W	Mask Disable Command Register	Undefined
AIC_EOSCR	0xB800_2130	W	End of Service Command Register	Undefined
			Publication Release	e Date: Jun. 18, 20 Revision:

### 32-BIT ARM926EJ-S BASED MCU

#### AIC Source Control Registers (AIC\_SCR1 ~ AIC\_SCR31)

Register	Address	R/W	Description	Reset Value
AIC_SCR1	0xB800_2004	R/W	Source Control Register 1	0x0000_0047
AIC_SCR2	0xB800_2008	R/W	Source Control Register 2	0x0000_0047
•••	• • •	•••		•••
AIC_SCR28	0xB800_2070	R/W	Source Control Register 28	0x0000_0047
AIC_SCR29	0xB800_2074	R/W	Source Control Register 29	0x0000_0047
AIC_SCR30	0xB800_2078	R/W	Source Control Register 30	0x0000_0047
AIC_SCR31	0xB800_207C	R/W	Source Control Register 31	0x0000_0047

31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
	RESERVED							
15	14	13	12	11	10	9	8	
	RESERVED							
7	6	5	4	3	2	1	0	
SRCTYPE RESERVED				PRIORITY				

Bits		Descriptions							
	ALL ALL	<b>Interrupt Source Type</b> Whether an interrupt source is considered active or not by the AIC is subje to the settings of this field. Interrupt sources should be configured as lev sensitive during normal operation unless in the testing situation.							
[7:6]	SRCTYPE	SRCTYPE [7:6]		Interrupt Source Type					
[,.0]		0	0	Low-level Sensitive					
	Sho (	0	1	High-level Sensitive					
		Negative-edge Triggered							
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	) (D)	1	Positive-edge Triggered				
[2:0]	PRIORITY	Priority Level Every interrupt source must be assigned a priority level during initiation.							



Among them, priority level 0 has the highest priority and priority level 7 the
lowest. Interrupt sources with priority level 0 are promoted to FIQ. Interrupt
sources with priority level other than 0 belong to IRQ. For interrupt sources
of the same priority level, which located in the lower channel number has
higher priority.





#### External Interrupt Control Register (AIC\_IROSC)

Register	Address	R/W	Description	Reset Value
AIC_IRQSC	0xB800_2080	R/W	External Interrupt Control Register	0x0000_0000

					1931		
31	30	29	28	27	26	25	24
			Rese	erved	Sib	Y CON	
23	22	21	20	19	18	17	16
			Rese	erved		202 6	00
15	14	13	12	11	10	9	8
nlF	RQ7	nIRQ6		nll	RQ5	nIR	Q4
7	6	5	4	3	2	1	0
nlF	2Q3	nlF	RQ2	nll	RQ1	nIR	20

Bits	Descriptions					
			Interrupt	Source Type		
	[15:0] <b>nIRQ</b> <i>x</i>	nIRQx		Interrupt Source Type	1	
[15:0]		0	0	Low-level Sensitive		
[15.0]		0	1	High-level Sensitive		
Store and the		1	0	Negative-edge Triggered		
27		1	1	Positive-edge Triggered		
					elease Date: Jun. 18, 2010	

#### Interrupt Group Enable Control Register (AIC\_GEN)

Register	Address	R/W	Description	Reset Value
AIC_GEN	0xB800_2084	R/W	Interrupt Group Enable Control Register	0x0000_0000

31	30	29	28	27	26	25	24	
Rese	Reserved PS2		12C		SC			
23	22	21	20	19	18	17	16	
СОММТХ	COMMRX	GD	MA	Reserved		TIMER		
15	14	13	12	11	10	9	8	
Reserved					US	вн		
7	6	5	4	3	2	1	0	
nIRQ[7:4]				nIRC	2[3:0]	3		

Bits	Descriptions						
		PS2 Host Controller Interrupt Group Bit[29] is for PS2 Port 1, Bit[28] is for Port 0					
[29:28]	[29:28] <b>PS2</b>	1: Interrupt Enable for each bit					
		0: Interrupt Disable for each bit					
来。		<b>I2C Controller Interrupt Group</b> Bit[27] is for I2C Line 1, Bit[26] is for Line 0					
[27:26]	[27:26] I2C	1: Interrupt Enable for each bit					
12 C		0: Interrupt Disable for each bit					
No.	5:24] <b>SC</b>	Smart Card Controller Interrupt Group Bit[25] is for SC Card 1, Bit[24] is for SC Card 0					
[25:24]		1: Interrupt Enable for each bit					
		0: Interrupt Disable for each bit					
[23]	СОММТХ	ICE Communications Channel Transmit Interrupt 1: COMMTX Interrupt Enable					
	NA	0: COMMTX Interrupt Disable					
[22]	COMMRX	ICE Communications Channel Receive Interrupt 1: COMMRX Interrupt Enable					
		0: COMMRX Interrupt Disable					



[21:20]	GDMA	GDMA Controller Interrupt Group Bit[21] is for GDMA Channel 1, Bit[20] is for GDMA Channel 0 1: Interrupt Enable for each bit 0: Interrupt Disable for each bit
[18:16]	TIMER	<b>TIMER Controller Interrupt Group</b> Bit[18] is for TIMER4, Bit[17] is for TIMER3, and Bit[16] is for TIME2 1: Interrupt Enable for each bit 0: Interrupt Disable for each bit
[9:8]	USBH	USB Host Controller Interrupt Group Bit[9] is for OHCI Host Controller, Bit[9] is for EHCI Host Controller 1: Interrupt Enable for each bit 0: Interrupt Disable for each bit
[7:4]	nI RQ[7:4]	External Interrupt Group 1 1: Interrupt Enable for each bit 0: Interrupt Disable for each bit
[3:0]	nIRQ[3:0]	External Interrupt Group O 1: Interrupt Enable for each bit 0: Interrupt Disable for each bit





#### Interrupt Group Active Status Register (AIC\_GASR)

Register	Address	R/W	Description	Reset Value
AIC_GASR	0xB800_2088	R	Interrupt Group Active Status Register	0x0000_0000

31	30	29	28	27	26	25	24
Rese	erved	P	52	12	C C	Do :	SC
23	22	21	20	19	18	17	16
COMMTX	COMMRX	GD	MA	Reserved	1	TIMER	1
15	14	13	12	11	10	9	8
		Rese	rved			U	SBH
7	6	5	4	3	2	1	0
	nIRQ	[7:4]			nIRC	2[3:0]	ST O

Bits		Descriptions
[29:28]	PS2	PS2 Host Controller Interrupt Group Bit[29] is for PS2 Port 1, Bit[28] is for Port 0
[27:26]	120	<b>I2C Controller Interrupt Group</b> Bit[27] is for I2C Line 1, Bit[26] is for Line 0
[25:24]	SC	Smart Card Controller Interrupt Group Bit[25] is for SC Card 1, Bit[24] is for SC Card 0
[23]	COMMTX	ICE Communications channel transmit Interrupt This bit denotes that the comms channel transmit buffer is empty.
[22]	COMMRX	ICE Communications channel Receive Interrupt This bit denotes that the comms channel receive buffer contains valid data waiting to be read.
[21:20]	GDMA	GDMA Controller Interrupt Group Bit[21] is for GDMA Channel 1, Bit[20] is for GDMA Channel 0
[18:16]	TIMER	<b>TIMER Controller Interrupt Group</b> Bit[18] is for TIMER4, Bit[17] is for TIMER3, and Bit[16] is for TIME2
[9:8]	USBH	USB Host Controller Interrupt Group Bit[9] is for OHCI Host Controller, Bit[9] is for EHCI Host Controller
[7:4]	nIRQ[7:4]	External Interrupt Group 1
[3:0]	nIRQ[3:0]	External Interrupt Group 0

#### Interrupt Group Status Clear Register (AIC\_GSCR)

Register	Address	R/W	Description	Reset Value
AIC_GSCR	0xB800_208C	R/W	Interrupt Group Status Clear Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	rved	Sib	"Con	
23	22	21	20	19	18	17	16
			Rese	rved		32 (	De.
15	14	13	12	11	10	9	8
			Rese	rved		2	NO R
7	6	5	4	3	2	1	0
	nIRQ	[7:4]			nIRQ	[3:0]	3

Bits		Descriptions
[7:4]	nI RQ[7:4]	<b>External Interrupt Group 1</b> Write 1: Clear the relative status bit, and this bit is auto clear to 0 Write 0: No action
[3:0]	nI RQ[3:0]	<b>External Interrupt Group 0</b> Write 1: Clear the relative status bit, and this bit is auto clear to 0 Write 0: No action
No.		
		Publication Release Date: Jun. 18, 2010 506 Revision: A4

#### AIC Interrupt Raw Status Register (AIC\_IRSR)

Register	Address	R/W	Description	Reset Value
AIC_IRSR	0xB800_2100	R	Interrupt Raw Status Register	0x0000_0000

31	30	29	28	27	26	25	24
IRS31	IRS30	IRS29	IRS28	IRS27	IRS26	IRS25	IRS24
23	22	21	20	19	18	17	16
IRS23	IRS22	IRS21	IRS20	IRS19	IRS18	IRS17	IRS16
15	14	13	12	11	10	9	8
IRS15	IRS14	IRS13	IRS12	IRS11	IRS10	IRS9	IRS8
7	6	5	4	3	2	1	0
IRS7	IRS6	IRS5	IRS4	IRS3	IRS2	IRS1	RESERVED

Bits		Descriptions
[31:1]	IRS <i>x</i>	Interrupt Status Indicate the intrinsic status of the corresponding interrupt source 0 = Interrupt channel is in the voltage level 0 1 = Interrupt channel is in the voltage level 1

This register records the intrinsic state within each interrupt channel.

#### AIC Interrupt Active Status Register (AIC\_IASR)

This register indicates the status of each interrupt channel in consideration of the interrupt source type as defined in the corresponding Source Control Register, but regardless of its mask setting.

Register	Address	R/W	Description	Reset Value
AIC_IASR	0xB800_2104	R	Interrupt Active Status Register	0x0000_0000

						No.	
31	30	29	28	27	26	25	24
IAS31	IAS30	IAS29	IAS28	IAS27	IAS26	IAS25	IAS24
23	22	21	20	19	18	17	16
IAS23	IAS22	IAS21	IAS20	IAS19	IAS18	IAS17	IAS16
15	14	13	12	11	10	9	8
IAS15	IAS14	IAS13	IAS12	IAS11	IAS10	IAS9	IAS8
7	6	5	4	3	2	1	0
IAS7	IAS6	IAS5	IAS4	IAS3	IAS2	IAS1	RESERVED

IASx	Interrupt Active S Indicate the status 0 = Corresponding 1 = Corresponding	of the corr interrupt c	responding interrupt source channel is inactive channel is active
			Publication Release Date: Jun. 18, 2010
			508

#### AIC Interrupt Status Register (AIC\_ISR)

This register identifies those interrupt channels whose are both active and enabled.

Register	Address	R/W	Description	Reset Value
AIC_ISR	0xB800_2108	R	Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
IS31	1\$30	IS29	IS28	IS27	IS26	IS25	IS24
23	22	21	20	19	18	17	16
IS23	IS22	IS21	IS20	IS19	IS18	IS17	IS16
15	14	13	12	11	10	9	8
IS15	IS14	IS13	IS12	IS11	IS10	159	158
7	6	5	4	3	2	1	0
187	IS6	1\$5	IS4	153	152	IS1	RESERVED

		Descriptions
[31:1]	ISx	Interrupt Status Indicates the status of corresponding interrupt channel 0 = Two possibilities: (1) The corresponding interrupt channel is inactive no matter whether it is enabled or disabled; (2) It is active but not enabled 1 = Corresponding interrupt channel is both active and enabled (can assert an interrupt)

### 32-BIT ARM926EJ-S BASED MCU

#### AIC IRQ Priority Encoding Register (AIC\_IPER)

When the AIC generates the interrupt, VECTOR represents the interrupt channel number that is active, enabled, and has the highest priority. If the representing interrupt channel possesses a priority level 0, then the interrupt asserted is FIQ; otherwise, it is IRQ. The value of VECTOR is copied to the register AIC\_ISNR thereafter by the AIC. This register was restored a value 0 after it was read by the interrupt handler. This register can help indexing into a branch table to quickly jump to the corresponding interrupt service routine.

Register	Address	R/W	Description	Reset Value
AIC_IPER	0xB800_210C	R	Interrupt Priority Encoding Register	0x0000_0000

31	30	29	28	27	26	25	24
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
RESERVED			VECTOR			0	0

Bits	Descriptions						
[6:2]	VECTOR	Interrupt Vector 0 = no interrupt occ $1 \sim 31 =$ represen having the high	ting the ir	nterrupt channel that is active, enabled, and			
AND A	ži.						
				Publication Release Date: Jun. 18, 201			

#### AIC Interrupt Source Number Register (AIC\_ISNR)

The purpose of this register is to record the interrupt channel number that is active, enabled, and has the highest priority.

Register	Address	R/W	Description	Reset Value
AIC_ISNR	0xB800_2110	R	Interrupt Source Number Register	0x0000_0000

31	30	29	28	27	26	25	24
0	0	0	0	0	0	00	0
23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	IRQID				

Bits			Descriptions				
[4:0]	IRQID	IRQ Identification Stands for the interre	on errupt channel number				
老人							
				Publication Release Date: Jun. 18, 2010			
			511	Revision: A4			



#### AIC Interrupt Mask Register (AIC\_IMR)

Register	Address	R/W	Description	Reset Value
AIC_IMR	0xB800_2114	R	Interrupt Mask Register	0x0000_0000

31	30	29	28	27	26	25	24
IM31	IM30	IM29	IM28	IM27	IM26	IM25	IM24
23	22	21	20	19	18	17	16
IM23	IM22	IM21	IM20	IM19	IM18	IM17	IM16
15	14	13	12	11	10	9	8
IM15	IM14	IM13	IM12	IM11	IM10	IM9	IM8
7	6	5	4	3	2	1	0
IM7	IM6	IM5	IM4	IM3	IM2	IM1	RESERVED

	Bits		Descriptions
10	[31:1]	IM <i>x</i>	Interrupt Mask This bit determines whether the corresponding interrupt channel is enabled or disabled. Every interrupt channel can be active no matter whether it is enabled or disabled. If an interrupt channel is enabled, it does not definitely mean it is active. Every interrupt channel can be authorized by the AIC only when it is both active and enabled. 0 = Corresponding interrupt channel is disabled 1 = Corresponding interrupt channel is enabled
	:	Charles of	Publication Release Date: Jun. 18, 2010 512 Revision: A4

#### AIC Output Interrupt Status Register (AIC\_OISR)

The AIC classifies the interrupt into FIQ and IRQ. This register indicates whether the asserted interrupt is FIQ or IRQ. If both IRQ and FIQ are equal to 0, it means there is no interrupt occurred.

Register	Address	R/W	Description	Reset Value
AIC_OISR	0xB800_2118	R	Output Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
			YO)	50					
15	14	13	12	11	10	9	8		
			RESE	RVED			ST C		
7	6	5	4	3	2	1	0		
		RESE	RVED			IRQ	FIQ		

Bits	Descriptions					
[1]	IRQ	Interrupt Request 0 = nIRQ line is inactive. 1 = nIRQ line is active.				
[0]	FIQ	Fast Interrupt Request 0 = nFIQ line is inactive. 1 = nFIQ line is active				

#### AIC Mask Enable Command Register (AIC\_MECR)

Register	Address	R/W	Description	Reset Value
AIC_MECR	0xB800_2120	W	Mask Enable Command Register	Undefined

31	30	29	28	27	26	25	24
MEC31	MEC30	MEC29	MEC28	MEC27	MEC26	MEC25	MEC24
23	22	21	20	19	18	17	16
MEC23	MEC22	MEC21	MEC20	MEC19	MEC18	MEC17	MEC16
15	14	13	12	11	10	9	8
MEC15	MEC14	MEC13	MEC12	MEC11	MEC10	MEC9	MEC8
7	6	5	4	3	2	1	0
MEC7	MEC6	MEC5	MEC4	MEC3	MEC2	MEC1	RESERVED

Bits		Descriptions
[31:1]	MEC <i>x</i>	Mask Enable Command 0 = No effect 1 = Enables the corresponding interrupt channel
30		MEC24 has to set 0 for the reserved interrupt source.
		Publication Release Date: Jun. 18, 2010 514 Revision: A4

#### AIC Mask Disable Command Register (AIC\_MDCR)

Register	Address	R/W	Description	Reset Value
AIC_MDCR	0xB800_2124	W	Mask Disable Command Register	Undefined

31	30	29	28	27	26	25	24
MDC31	MDC30	MDC29	MDC28	MDC27	MDC26	MDC25	MDC24
23	22	21	20	19	18	17	16
MDC23	MDC22	MDC21	MDC20	MDC19	MDC18	MDC17	MDC16
15	14	13	12	11	10	9	8
MDC15	MDC14	MDC13	MDC12	MDC11	MDC10	MDC9	MDC8
7	6	5	4	3	2	1	0
MDC7	MDC6	MDC5	MDC4	MDC3	MDC2	MDC1	RESERVED

Bits			Descriptions		
[31:1]	MDC <i>x</i>	Mask Disable Comm 0 = No effect 1 = Disables the corr		rrupt channel	
教					
					10 2010
			515	Publication Release Date: Jun. Rev	18, 2010 ision: A4

#### AIC End of Service Command Register (AIC\_EOSCR)

This register is used by the interrupt service routine to indicate that it is completely served. Thus, the interrupt handler can write any value to this register to indicate the end of its interrupt service.

Register	Address	R/W	Description	Reset Value	
AIC_EOSCR	0xB800_2130	W	End of Service Command Register	Undefined	

						~~//2	
31	30	29	28	27	26	25	24
					~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	2000	s s
23	22	21	20	19	18	17	16
						<u>- 70</u> 0	N TO
15	14	13	12	11	10	9	8
							8AL
7	6	5	4	3	2	1	0



### 32-BIT ARM926EJ-S BASED MCU

## 7.18 General-Purpose Input/Output (GPIO)

### 7.18.1 Overview

The General-Purpose Input/Output (**GPIO**) module possesses 92 pins, and serves as multiple function purposes. Each port can be easily configured by software to meet various system configurations and design requirements. Software must define which function of each pin is used before starting the main program. If a pin is not used for multiplexed functions, the pin can be configured as I/O ports.

These 92 IO pins are divided into 7 groups according to its peripheral interface definition.

- PortC: 16-pin input/output port
- PortD: 10-pin input/output port
- PortE: 14-pin input/output port
- PortF: 10-pin input/output port
- PortG: 17-pin input/output port
- PortH: 8-pin input/output port
- PortI: 17-pin input/output port



### 32-BIT ARM926EJ-S BASED MCU

## 7.18.2 GPIO Multiplexed Functions Table

GPIO Group	Shared Interf	face
	NUC910ABN	1 . Y
GPIOC (16 pins)	NAND Flash /	
	KPI /	
	LCD Interface	
GPIOC[0]	SM_CSn /	$(O_{\Delta} \circ O_{\Delta})$
	KPI_ROW[0] /	Sila (Ca
	VD[18]	
GPIOC[1]	SM_ALE /	VA G
	KPI_ROW[1] /	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
00100[0]	VD[19]	220
GPIOC[2]	SM_CLE / KPI_ROW[2] /	NOL
	VD[20]	- ZOL
GPIOC[3]	SM_WEn /	(63
01100[0]	KPI_ROW[3] /	12
	VD[21]	
GPIOC[4]	SM_REn /	
	GPIOC[4] /	
	VD[22]	
GPIOC[5]	SM_WPn /	
	GPIOC[5] /	
	VD[23]	
GPIOC[6]	SM_RBn /	
	GPIOC[6] /	
	GPIOC[6]	
GPIOC[7]	SM_D[0] /	
	KPI_COL[0] / GPIOC[7]	
GPIOC[8]	SM_D[1] /	
01100[0]	KPI_COL[1] /	
	GPIOC[8]	
GPIOC[9]	SM_D[2] /	
	KPI_COL[2] /	
	GPIOC[9]	
GPIOC[10]	SM_D[3] /	
	KPI_COL[3] /	
	GPIOC[10]	
GPIOC[11]	SM_D[4] /	
	KPI_COL[4] /	
00100[10]	GPIOC[11]	
GPIOC[12]	SM_D[5] /	
	KPI_COL[5] / GPIOC[12]	
GPIOC[13]	SM_D[6] /	
61100[13]	KPI_COL[6] /	
	GPIOC[13]	
GPIOC[14]	SM_D[7] /	
100	KPI_COL[7] /	
	GPIOC[14]	

### 32-BIT ARM926EJ-S BASED MCU

GPIOC[15]	SM_CSn1 / GPIOC[15]
GPIOD (10 pins)	SC/
	SD(SDIO) Interface
GPIOD[0]	SCO_DAT/
	SD_CMD
GPIOD[1]	SCO_CLK /
	SD_CLK
GPIOD[2]	SCO_RST / SD_DATO
GPIOD[3]	SCO_PRES /
0.100[0]	SD_DAT1
GPIOD[4]	SCO_nPWR /
	SD_DAT2
GPIOD[5]	SC1_DAT /
	SD_DAT3
GPIOD[6]	SC1_RST /
	SD_CD
GPIOD[7]	SC1_nPWR /
	GPIOD[7]
GPIOD[8]	SC1_CLK /
	SD_nPWR
GPIOD[9]	SC1_PRES /
	GPIOD[9]
GPIOE (14 pins)	UART Interface
GPIOE[0]	TXDO
GPIOE[1]	RXDO
GPIOE[2]	TXD1(B)
GPIOE[3]	RXD1(B)
GPIOE[3]	RTS1 (B)
GPIOE[4]	CTS1 (B)
GPIOE[5] GPIOE[6]	TXD2(IrDA)
GPIOE[8] GPIOE[7]	RXD2(IrDA)
GPIOE[8]	TXD3(M)
GPIOE[9]	RXD3(M)
GPIOE[10]	DTR3(M)
GPIOE[11]	DSR3(M)
GPIOE[12]	TXD4
GPIOE[13]	RXD4
GPIOF (10 pins)	RMII Interface
GPIOF[0]	PHY_MDC
GPIOF [1]	PHY_MDIO
	PHY_TXD [1:0]
GPIOF [3:2]	
GPIOF [3:2] GPIOF [4]	PHY TXEN
GPIOF [4]	PHY_TXEN PHY_REFCLK
GPIOF [4] GPIOF [5]	PHY_REFCLK
GPIOF [4]	

### 32-BIT ARM926EJ-S BASED MCU

GPIOG (17 pins)	I2C/USI XDMA, PS2, AC97/I2S/PWM Interface
GPIOG[0]	SCLO / SFRM
GPIOG[1]	SDA0 / SSPTXD
GPIOG[2]	SCL1 / SCLK
GPIOG[3]	SDA1 / SSPRXD
GPIOG[4]	XDMARQn[0]
GPIOG[5]	XDMAACKn[0]
GPIOG[6]	XDMARQn[1]
GPIOG[7]	XDMAACKn[1]
GPIOG[8]	PS2CLK0
GPIOG[9]	PS2DATA0
GPIOG[10]	PS2CLK1
GPIOG[11]	PS2DATA1
GPIOG[12]	AC97_nRESET / I2S_SYSCLK /
GPIOG[13]	GPIOG[8] AC97_DATAI / I2S_DATAI / PWM [0]
GPIOG[14]	AC97_DATAO / I2S_DATAO / PWM [1]
GPIOG[15]	AC97_SYNC / I2S_WS / PWM [2]
GPIOG[16]	AC97_BITCLK / I2S_BITCLK / PWM [3]
GPIOH (8 pins)	nIRQ Interface
GPIOH[3:0]	nIRQ[3:0]
GPIOH[7:4]	nIRQ[7:4]

Publication Release Date: Jun. 18, 2010 Revision: A4

### 32-BIT ARM926EJ-S BASED MCU

GPIOI (17 pins)	ATAPI /
	KPI Interface
GPIOI[0]	IDECSOn /
	GPIOI[0]
GPIOI [1]	IDECS1n /
	GPIOI [1]
GPIOI [4:2]	IDEDA[2:0] /
	GPIOI [4:2]
GPIOI [5]	IDEINTRQ /
	GPIOI [5]
GPIOI [6]	I DEDMACKn /
	GPIOI [6]
GPIOI [7]	IORDY /
	GPIOI [7]
GPIOI [8]	IDEIORn /
	GPIOI [8]
GPIOI [9]	IDEIOWn /
	GPIOI [9]
GPIOI [10]	IDEDMARQ /
	GPIOI [10]
GPIOI [14:11]	IDEDD[15:12] /
	GPIOI[14:11]
GPIOI [15]	IDERESETn /
	GPIOI [15]
GPIOI [16]	nWDOG /
	GPIOI [16]
-	IDEDD[7:0] /
	KPI_COL[7:0]
-	IDEDD[11:8] /
	KPI_ROW[3:0]

### 32-BIT ARM926EJ-S BASED MCU

### 7.18.3 GPIO Control Registers Map

Register	Address	R/W	Description	Reset Value
$GPIO_BA = 0xB800$			1684 - Mr.	
GPIOC_DIR	0xB800_3004	R/W	GPIO portC direction control register	0x0000_0000
GPIOC_DATAOUT	0xB800_3008	R/W	GPIO portC data output register	0x0000_0000
GPIOC_DATAIN	0xB800_300C	R	GPIO portC data input register	Undefined
GPIOD_DIR	0xB800_3014	R/W	GPIO portD direction control register	0x0000_0000
GPIOD_DATAOUT	0xB800_3018	R/W	GPIO portD data output register	0x0000_0000
GPIOD_DATAIN	0xB800_301C	R	GPIO portD data input register	Undefined
GPIOE_DIR	0xB800_3024	R/W	GPIO portE direction control register	0x0000_0000
GPIOE_DATAOUT	0xB800_3028	R/W	GPIO portE data output register	0x0000_0000
GPIOE_DATAIN	0xB800_302C	R	GPIO portE data input register	0x0000_0000
GPIOF_DIR	0xB800_3034	R/W	GPIO portF direction control register	0x0000_0000
GPIOF_DATAOUT	0xB800_3038	R/W	GPIO portF data output register	0x0000_0000
GPIOF_DATAIN	0xB800_303C	R	GPIO portF data input register	Undefined
GPIOG_DIR	0xB800_3044	R/W	GPIO portG direction control register	0x0000_0000
GPIOG_DATAOUT	0xB800_3048	R/W	GPIO portG data output register	0x0000_0000
GPIOG_DATAIN	0xB800_304C	R	GPIO portG data input register	Undefined
GPIOH_DBNCE	0xB800_3050	R/W	GPIO portH input de-bounce control	0x0000_0000
			reg.	
GPIOH_DIR	0xB800_3054	R/W	GPIO portH direction control register	0x0000_0000
GPIOH_DATAOUT	0xB800_3058	R/W	GPIO portH data output register	0x0000_0000
GPIOH_DATAIN	0xB800_305C	R	GPIO portH data input register	Undefined
GPIOI_DIR	0xB800_3064	R/W	GPIO portI direction control register	0x0000_0000
GPIOI_DATAOUT	0xB800_3068	R/W	GPIO portI data output register	0x0000_0000
GPIOI_DATAIN	0xB800_306C	R	GPIO portI data input register	Undefined



#### GPIO PortC Direction Control Register (GPIOC\_DIR)

Register	Address R/W			Description	Description				
GPIOC_DIR	0xB800_3004 R/\			800_3004 R/W GPIO portC in/out direction control register				0x0000_0000	
						N. Car			
31	30	2	29	28	27	26	25	24	
				RESE	RVED	572 50	20		
23	22	2	21	20	19	18	17	16	
				RESE	RVED	Silo	"Ca		
15	14	1	13	12	11	10	9	8	
				OU	ΓEN	~ 6	02 03	2	
7	6		5	4	3	2	1	0	
				OU	ΓEN		102	22	

Bits	Descriptio	ns
[15:0]	OUTEN	<b>GPIO PortC Output Enable Control</b> Each GPIO pin can be enabled individually by setting the corresponding control bit. 0 = Input Mode 1 = Output Mode

#### GPIO PortC Data Output Register (GPIOC\_DATAOUT)

Register		Addr	ess	R/W Description			Reset Value		
GPIOC_DAT	GPIOC_DATAOUT 0xB800_3008		R/W	GPIO p	GPIO portC data output register			0x0000_0000	
31	3	0	29		28	27	26	25	24
RESERVED									
23	2	2	21		20	19	18	17	16
RESERVED									
15	1	4	13		12	11	10	9	8
XXA	5.3	<u> </u>			DAT	AOUT			
7	6	5	5		4	3	2	1	0
1	52	F.A.			DAT	AOUT			
	975	20							

Bits	Descriptio	ns
[15:0]	DATAOU	<b>GPIO PortC Data Output Value</b> Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.



#### GPIO PortC Data Input Register (GPIOC\_DATAIN)

26	25	24
26	25	24
(n. ~ 2),		
18	17	16
No. S		
10	9	8
2	2. (0)	
2	1	0
	Lon C	2
	55	201 (0)

Bits	Descriptio	ns
[15:0]	DATAIN	<b>GPIO PortC Data Input Value</b> The DATAIN indicates the status of each GPIO portC pin regardless of its operation mode. The reserved bits will be read as "0".

#### GPIO PortD Direction Control Register (GPIOD\_DIR)

Register	Address	R/W	Description	Description				
GPIOD_DIR	0xB800_30	014 R/W	GPIO portD	GPIO portD in/out direction control register				
-12-								
31	30	29	28	27	26	25	24	
2	RESERVED							
23	22	21	20	19	18	17	16	
RESERVED								
15	14	13	12	11	10	9	8	
	RESERVED OUTEN						DUTEN	
7	6	5 4 3 2 1 0					0	
9	OUTEN							

	(In	~?)),
Bits	Descriptio	ons
[9:0]	OUTEN	<b>GPIO PortD Output Enable Control</b> Each GPIO pin can be enabled individually by setting the corresponding control bit. 0 = Input Mode 1 = Output Mode



### GPIO PortD Data Output Register (GPIOD\_DATAOUT)

Register Address		R/W	Descr	iption		Reset Value			
GPIOD_DAT	AOUT	0xB8	00_3018	R/W	GPIO p	oortD data out	put register		0x0000_0000
24			20		20	07	24	25	24
31	3	0	29		28 RESE	27 RVED	26	25	24
23	2	2	21		20	19	18	17	16
					RESE	RVED	Silo	Ca	
15	1	4	13		12	11	10	9	8
			RE	SERVE	)		- 6		TUOATAOUT
7	6	5	5		4	3	2	1	0
					DAT	AOUT		Ch	22

Bits	Descriptio	Descriptions							
[9:0]	dataou Τ	<b>GPIO PortD Data Output Value</b> Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.							

#### GPIO PortD Data Input Register (GPIOD\_DATAIN)

Register Address		R/W	Desc	ription			<b>Reset Value</b>		
GPIOD_DATAIN 0xB800_301C		R	GPIO	portD data i	nput register		0xxxxx_xxxx		
182									
31	3	0	29	28	3	27	26	25	24
h					RESEF	RVED			
23	2	2	21	20	)	19	18	17	16
CON .	22				RESER	RVED			
15	1	4	13	12	2	11	10	9	8
RESI				SERVED				DATAIN	
7	6	•	5	4		3	2	1	0
0	22/1	F.A.		-	DAT	AIN		·	
	VIIA	5							

Bits	Descriptio	ns
[9:0]	DATAIN	<b>GPIO PortD Data Input Value</b> The DATAIN indicates the status of each GPIO portD pin regardless of its operation mode. The reserved bits will be read as "0".
		Publication Release Date: Jun. 18, 2010 525 Revision: A4



#### GPIO PortE Direction Control Register (GPIOE\_DIR)

Register	Address	R/W	Description	Description					
GPIOE_DIR	0xB800_302	4 R/W	GPIO portE i	n/out directio	on control regi	ster	0x0000_0000		
					N. C				
31	30	29	28	27	26	25	24		
			RESE	RVED	572 1	20			
23	22 21		20	19	18	17	16		
	-		RESE	RVED	Silo	Ca			
15	14	13	12	11	10	9	8		
RESE	RVED			OU	TEN	02 03	Sec.		
7	6	5	4	3	2	1	0		
			OUT	ſEN		(0)	22		
						20)	STA S		

Bits	Descriptio	Descriptions							
[13:0]	OUTEN	<b>GPIO PortE Output Enable Control</b> Each GPIO pin can be enabled individually by setting the corresponding control bit. 0 = Input Mode 1 = Output Mode							

#### GPIO PortE Data Output Register (GPIOE\_DATAOUT)

Register	Register Address		R/W	Descri	Description				Reset Value	
GPIOE_DAT	GPIOE_DATAOUT 0xB800_3028		R/W	GPIO p	ortE data out	put register		0x0	000_0000	
100										
31	3	0	29		28	27	26	25		24
h	RESERVED									
23	2	2	21		20	19	18	17		16
~ ( D ~ )	20				RESE	RVED				
15	1	4	13		12	11	10	9		8
RESERVED						DATA	AOUT			
7		6 5			4	3	2	1		0
	DATAOUT									

	(In S	
Bits	Descriptio	ns
[13:0]	DATAOU	<b>GPIO PortE Data Output Value</b> Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.



#### GPIO PortE Data Input Register (GPIOE\_DATAIN)

Register Address			R/W	Description	Reset Value				
GPIOE_DATAIN 0xB800_302C		300_302C	R	GPIO portE data in	GPIO portE data input register				
31	30	29	28	3 27	26	25	24		
				RESERVED	Y (U) Y	2)~	<u>.</u>		
23	22	21	20	) 19	18	17	16		
				RESERVED	Sec.	- n			
15	14	13	12	2 11	10	9	8		
RES	RVED			20) (05	2)~				
7	6	5	4	3	2	1	0		
			•	DATAIN	•	20)	NA.		

Bits	Descriptio	Descriptions						
[13:0]	DATAIN	<b>GPIO PortE Data Input Value</b> The DATAIN indicates the status of each GPIO portE pin regardless of its operation mode. The reserved bits will be read as "0".						



#### GPIO PortF Direction Control Register (GPIOF\_DIR)

Register	Address	R/W	Description	Reset Value			
GPIOF_DIR	0xB800_303	4 R/W	GPIO portF i	n/out directio	on control regi	ster	0x0000_0000
					Nº SE	•	
31	30	29	28	27	26	25	24
			RESE	RVED	572 10	200	
23	22	21	20	19	18	17	16
			RESE	RVED	Silo	CA.	
15	14	13	12	11	10	9	8
	OUTEN						
7	6	5	4	3	2	1	0
			OU	TEN		102	22

Bits	Descriptio	Descriptions						
[9:0]	OUTEN	<b>GPIO PortF Output Enable Control</b> Each GPIO pin can be enabled individually by setting the corresponding control bit. 0 = Input Mode 1 = Output Mode						





#### GPIO PortF Data Output Register (GPIOF\_DATAOUT)

Register Address			R/W	Descr	iption	Reset Value					
GPIOF_DATAOUT 0xB800_3038		R/W	GPIO p	GPIO portF data output register 0x0000							
	-						and and				
31	3	0	29		28	27	26	25	24		
RESERVED											
23	2	2	21		20	19	18	17	16		
					RESE	RVED	500	Ca			
15	1	4	13		12	11	10	9	8		
			RE	SERVE	)		~ 6	D	ATAOUT		
7		5	5		4	3	2	1	0		
					DAT	AOUT		Ch	~/~		

Bits	Descriptio	ns
[9:0]	dataou Τ	<b>GPIO PortF Data Output Value</b> Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

#### GPIO PortF Data Input Register (GPIOF\_DATAIN)

Register	Ad	dress	R/W	Description	iption Reset Val			
GPIOF_DAT	AIN Oxe	800_303C	D_303C R GPIO po		lata input register		0xxxxx_xxxx	
31	30	29	28	3 27	26	25	24	
100 200				RESERVED				
23	23 22 21		20	) 19	18	17	16	
No.	2 Y			RESERVED				
15	14	13	12	2 11	10	9	8	
	802 6	RES	ERVED	RVED			DATAIN	
7	6	5	4	3	2	1	0	
	1004			DATAIN				
	You .	0.						

Bits	Descriptio	ns
[9:0]	DATAIN	<b>GPIO PortF Data Input Value</b> The DATAIN indicates the status of each GPIO portF pin regardless of its operation mode. The reserved bits will be read as "0".



#### GPIO PortG Direction Control Register (GPIOG\_DIR)

Register	Address	Address R/W Description					Reset Value		
GPIOG_DIR	0xB800_3	044	R/W	GPIO portG	in/out direction	on control reg	ister	0x0000_0000	
						N. C			
31	30	2	9	28	27	26	25	24	
				RESE	RVED	572 1	200		
23	22	2	1	20	19	18	17	16	
				RESERVED		Silo	Ca	OUTEN	
15	14	1	3	12	11	10	9	8	
				OUT	ſEN	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	02 03		
7	6	į	5	4	3	2	1	0	
		•		OUT	ſEN	•	(0)	22	
							20)		

Bits	Descriptio	ns
[16:0]	OUTEN	<b>GPIO PortG Output Enable Control</b> Each GPIO pin can be enabled individually by setting the corresponding control bit. 0 = Input Mode 1 = Output Mode

#### GPIO PortG Data Output Register (GPIOG\_DATAOUT)

Register		Address R/W Description I				Reset Value			
GPIOG_DATAOUT 0xB800_3048			R/W	GPIO p	ortG data out	put register		0x0000_0000	
	-								
31	3	0	29		28	27	26	25	24
ih a					RESE	RVED			
23	2	22 21			20	19	18	17	16
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	20.			RES	ERVED				DATAOUT
15	1	4	13		12	11	10	9	8
XX2	100	£			DAT	AOUT			
7	6	5	5		4	3	2	1	0
6	52	F A			DAT	AOUT			
	0112	( ( ) )							

Bits	Descriptio	ns
[16:0]	DATAOU	<b>GPIO PortG Data Output Value</b> Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.



#### GPIO PortG Data Input Register (GPIOG\_DATAIN)

Register Address			R/W	Description	ALL.		Reset Value	
GPIOG_DATAIN 0xB800_304C		R GPIO portG data input register				0xxxxx_xxxx		
31	3	80	29	28	3 27	26	25	24
					RESERVED	CO.Y	2)~	
23	2	22	21	20	) 19	18	17	16
				RESEF	RVED	N.		DATAIN
15	1	4	13	12	2 11	10	9	8
					DATAIN	1.5	20) (0	2
7		6	5	4	3	2	1	0
					DATAIN		Lo.	Y A
							- 73	2.00

Bits	Descriptio	ns
[16:0]	DATAIN	<b>GPIO PortG Data Input Value</b> The DATAIN indicates the status of each GPIO portG pin regardless of its operation mode. The reserved bits will be read as "0".





#### GPIO PortH De-bounce Enable Control Register (GPIOH\_DBNCE)

Register	Address	R/W	Description	Reset Value
GPIOH_DBNCE	0xB800_3050	R/W	GPIO PortH de-bounce control register	0xxxxx_xxxx

31	30	29	28	27	26	25	24						
	RESERVED												
23	22	21	20	19	18	17	16						
RESERVED													
15	14	13	12	11	10	9	8						
		RESERVED			S.	DBCLKSEL							
7	6	5	4	3	2	1	0						
DBEN7	DBEN6	DBEN5	DBEN4	DBEN3	DBEN2	DBEN1	DBENO						

40h /2

Bits	Description	ns
[10:8]	DBCLKSE	<b>De-bounce Clock Selection</b> These 3 bits are used to select the clock rate for de-bouncer circuit. The relationship between the system clock HCLK and the de-bounce clock TCLK_BUN is as follows: TCLK_BUN = HCLK / 2 <sup>DBCLKSEL</sup>
[7]	DBEN7	De-bounce Circuit Enable for GPIOH7 (nIRQ7) Input 1 = Enable De-bounce 0 = Disable De-bounce
[6]	DBEN6	De-bounce Circuit Enable for GPIOH6 (nIRQ6) Input 1 = Enable De-bounce 0 = Disable De-bounce
[5]	DBEN5	De-bounce Circuit Enable for GPIOH5 (nIRQ5) Input 1 = Enable De-bounce 0 = Disable De-bounce
[4]	DBEN4	De-bounce Circuit Enable for GPIOH4 (nIRQ4) Input 1 = Enable De-bounce 0 = Disable De-bounce
[3]	DBEN3	De-bounce Circuit Enable for GPIOH3 (nIRQ3) Input 1 = Enable De-bounce 0 = Disable De-bounce
[2]	DBEN2	De-bounce Circuit Enable for GPIOH2 (nIRQ2) Input 1 = Enable De-bounce 0 = Disable De-bounce
[1]	DBEN1	De-bounce Circuit Enable for GPIOH1 (nIRQ1) Input 1 = Enable De-bounce 0 = Disable De-bounce
[0]	DBENO	De-bounce Circuit Enable for GPIOHO (nIRQ0) Input 1 = Enable De-bounce 0 = Disable De-bounce
		Dublication Delegas Dates Jun. 19, 2010



#### GPIO PortH Direction Control Register (GPIOH\_DIR)

Register Address			Description	Description				
GPIOH_DIR	0xB800_30	)54 R/W	GPIO portH	in/out direction	on control reg	ister	0x0000_0000	
					No 6			
31	30	29	28	27	26	25	24	
			RESE	RVED	572 5	200		
23	22	21	20	19	18	17	16	
			RESE	RVED	500	* Co		
15	14	13	12	11	10	9	8	
			RESE	RVED	- 6	02 02		
7	6	5	4	3	2	1	0	
			OU	TEN		6	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	

Bits	Descriptio	ns
[7:0]	OUTEN	<b>GPIO PortH Output Enable Control</b> Each GPIO pin can be enabled individually by setting the corresponding control bit. 0 = Input Mode 1 = Output Mode

#### GPIO PortH Data Output Register (GPIOH\_DATAOUT)

Register Address			R/W	Descr	iption		Reset Value			
GPIOH_DATAOUT 0xB800_3058			R/W	GPIO	portH data out		0x0000_0000			
						07	<b>0</b> (	05		
31	30	)	29	29 28		27	26	25	24	
12.	RESERVED									
23	22	2	21		20	19	18	17	16	
NO.					RESE	ERVED				
15	14	1	13		12	11	10	9	8	
SS.	200	2			RESE	ERVED				
7	6		5		4	3	2	1	0	
	100	3			DAT	AOUT				

Bits	Descriptio	ns
[7:0]	DATAOU	<b>GPIO PortH Data Output Value</b> Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.



#### GPIO PortH Data Input Register (GPIOH\_DATAIN)

Register Address			R/W	Description	234		Reset Value	
GPIOH_DATAIN 0xB800_305C		R	GPIO portH data i		0xxxxx_xxxx			
31	30	0	29	28	3 27	26	25	24
					RESERVED	CO.Y	2)~	
23	22	2	21	20	) 19	18	17	16
					RESERVED	S.C.		
15	14	4	13	12	2 11	10	9	8
					RESERVED	100	20 (02	D)~
7	6	•	5	4	3	2	1	0
				•	DATAIN		20	NG.
							- 73	01 10

Bits	Descriptio	ns
[7:0]	DATAIN	<b>GPIO PortH Data Input Value</b> The DATAIN indicates the status of each GPIO portH pin regardless of its operation mode. The reserved bits will be read as "0".

#### GPIO PortI Direction Control Register (GPIOI\_DIR)

Register	Address	R/W	Description	Description					
GPIOI_DIR	0xB800_3064	R/W	GPIO portI i	n/out directio	n control regis	ster	0x0000_0000		
22									
31	30	29	28	27	26	25	24		
			RESE	RVED					
23	22	21	20	19	18	17	16		
NO.	N.		RESERVED				OUTEN		
15	14	13	12	11	10	9	8		
188	80%		OU	TEN					
7	6	5	4	3	2	1	0		
	and all	C	OU	TEN					

Bits	Descriptio	ons
[16:0]	OUTEN	GPIO PortI Output Enable Control Each GPIO pin can be enabled individually by setting the corresponding control bit. 0 = Input Mode 1 = Output Mode



#### GPIO PortI Data Output Register (GPIOI\_DATAOUT)

Register Address			R/W	Descri	ption		Reset Value			
GPIOI_DATAOU	T 0xB8	00_3068	R/W	GPIO p	ortI data outp	out register		0x0000_0000		
31	30	29		28	27	26	25	24		
23	22	21		20	19	18	17	16		
			RES	SERVED		510	Ca	DATAOUT		
15	14	13		12	11	10	9	8		
				DATA	AOUT	~ 6	02 03			
7	6	5		4	3	2	1	0		
				DATA	OUT		YOL	12		

Bits	Descriptio	ns
[16:0]	dataou Τ	<b>GPIO PortI Data Output Value</b> Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

#### GPIO PortI Data Input Register (GPIOI\_DATAIN)

Register Address			R/W	Description	Reset Value				
GPIOI_DATAIN 0xB800_306C			R	GPIO portI data i	nput register		0xxxxx_xxxx		
h									
31	30	29	28	8 27	26	25	24		
10. 4	2			RESERVED					
23	22	21	20	) 19	18	17	16		
XXA	1. 16		RESEF	RESERVED					
15	14	13	12	2 11	10	9	8		
C	ST			DATAIN					
7	6	5	4	3	2	1	0		
	Sn.	40.		DATAIN					

Bits	Descriptio	ns
[16:0]	DATAIN	<b>GPIO PortI Data Input Value</b> The DATAIN indicates the status of each GPIO portI pin regardless of its operation mode. The reserved bits will be read as "0".

### 32-BIT ARM926EJ-S BASED MCU

## 7.19 Real Time Clock (RTC)

Real Time Clock (RTC) block can be operated by independent power supply while the system power is off. The RTC generates the 32.768 KHz clock with an external crystal. The RTC can transmit data to CPU with BCD values. The data includes the time by (second, minute and hour), the date by (day, month and year). In addition, to reach better frequency accuracy, the RTC counter can be adjusted by software.

#### **RTC Features**

- . Time counter (second, minute, hour) and calendar counter (day, month, year).
- . Alarm register (second, minute, hour, day, month, year).
- . 12-hour or 24-hour mode is selectable.
- . Recognize leap year automatically.
- . Day of the week counter.
- . Frequency compensate register (FCR).
- . Beside FCR, all clock and alarm data expressed in BCD code.
- . Support tick time interrupt

#### R/W Address Reset Value Register Description RTC BA = 0xB800 4000INIR 0xB800 4000 R/W **RTC Initiation Register** Undefined AER 0xB800 4004 R/W **RTC Access Enable Register** 0x0000 0000 0x0000 0700 FCR 0xB800 4008 R/W **RTC Frequency Compensation Register** TLR 0xB800 400C R/W Time Loading Register 0x0000 0000 0xB800\_4010 0x0005\_0101 CLR R/W Calendar Loading Register TSSR 0xB800 4014 Time Scale Selection Register 0x0000 0001 R/W R/W DWR 0xB800 4018 Day of the Week Register 0x0000 0006 TAR 0xB800 401C R/W Time Alarm Register 0x0000 0000 CAR 0xB800 4020 R/W Calendar Alarm Register 0x0000 0000 LIR 0xB800 4024 R Leap year Indicator Register 0x0000 0000 0xB800 4028 R/W **RTC Interrupt Enable Register** 0x0000 0000 RIER RIIR 0xB800 402C R/C **RTC Interrupt Indicator Register** 0x0000 0000 TTR 0xB800 4030 RTC Time Tick Register 0x0000 0000 R/W





#### **RTC Initiation Register (INIR)**

Register	Address	R/W	Description	Reset Value
INIR	0xB800_4000	R/W	RTC Initiation Register	0x0000_0000
			MCUL MAR	

					971	and the second sec	
31	30	29	28	27	26	25	24
INIR							
23	22	21	20	19	18	17	16
INIR							
15	14	13	12	11	10	9	8
INIR							
7	6	5	4	3	2	1	0
INIR							

Bits		Descriptions
[31:0]	INIR	<pre>INIR [31:0]: The INIR register is used to replace hardware reset circuit. User must write INIR as "0xa5eb_1357" after RTC is power on. INIR [0]: R/W. Once RTC INIR has been written, user can access this bit to find out whether RTC reset signal is pulled high.</pre>



#### **RTC Access Enable Register (AER)**

Register	Address	R/W	Description	Reset Value
AER	0xB800_4004	R/W	RTC Access Enable Register	0x0000_0000
			YOR PA	

31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESERVED							AER	
15	14	13	12	11	10	9	8	
	AER							
7	6	5	4	3	2	1	0	
	AER							

Bits		Descriptions
		AER [16]: Read only 1 = RTC register write enable 0 = RTC register write disable
[16:0]	AER	AER[15:0]: Write only RTC register write enable/disable password 0xa965 = write enable 0x0000 = write disable
·Res		
		Publication Release Date: Jun. 18, 2010 538 Revision: A4



#### **RTC Frequency Compensation Register (FCR)**

Register	Address	R/W	Description	Reset Value
FCR	0xB800_4008	R/W	Frequency Compensation Register	0x0000_0700

					CS T	0	
31	30	29	28	27	26	25	24
		RESE	RVED	SU	S		
23	22	21	20	19	18	17	16
			RESE	RVED		Sel	200
15	14	13	12	11	10	9	8
	RESE	RVED			FCR	_int	0.0
7	6	5	4	3	2	1	0
RESE	RESERVED			FCR	_fra		"and"

Bits	Descriptions							
		FCR [11:8]: Inte	ger part					
		Integer part of detected value	FCR[11:8]	Integer part of detected value	FCR[11:8]			
		32776	1111	32768	0111			
[11:8]	FCR_int	32775	1110	32767	0110			
33.	_	32774	1101	32766	0101			
22		32773	1100	32765	0100			
2		32772	1011	32764	0011			
1		32771	1010	32763	0010			
1		32770	1001	32762	0001			
SZ a		32769	1000	32761	0000			
[5:0]	FCR_fra			detected value) X 60 d as hexadecimal nu				

FCR Calibration	Example 1	Frequency counter measurement: $32773.65Hz$ Integer part: $32773 => FCR [11:8] = 0xc$ Fraction part: $0.65 \times 60 = 39(0x27) => FCR[5:0]=0x27$
	Example 2	Frequency counter measurement: $32765.27Hz$ Integer part: $32765=>$ FCR [11:8] = 0x4 Fraction part: 0.27 X 60 = $16.2(0x10) =>$ FCR [5:0] = 0x10



#### **RTC Time Loading Register (TLR)**

Register	Address	R/W	Description	Reset Value
TLR	0xB800_400C	R/W	Time Loading Register	0x0000_0000
			YOR POI	

					V Charles and the second		
31	30	29	28	27	26	25	24
			RESE	RVED	° On	20	
23	22	21	20	19	18	17	16
RESE	RVED	Hi_hr		Lo_hr			
15	14	13	12	11	10	9	8
RESERVED	Hi_min			Lo_min			
7	6	5	4	3	2	1	0
RESERVED		Hi_sec Lo_sec					97 M

Note: TLR is a BCD digit counter and RTC will not check loaded data.

Bits		Descriptions	
[21:20]	Hi_hr	10 Hour Time Digit	
[19:16]	Lo_hr	1 Hour Time Digit	
[14:12]	Hi_min	10 Min Time Digit	
[11:8]	Lo_min	1 Min Time Digit	
[6:4]	Hi_sec	10 Sec Time Digit	
[3:0]	Lo_sec	1 Sec Time Digit	
		Publication Release Date: Jun. 1	10 201



an so

#### **RTC Calendar Loading Register (CLR)**

Register	Address	R/W	Description	Reset Value
CLR	0xB800_4010	R/W	Calendar Loading Register	0x0005_0101

					And share the second se		
31	30	29	28	27	26	25	24
			RESE	RVED	"On	20	
23	22	21	20	19	18	17	16
	Hi_	year			Lo_y	vear	
15	14	13	12	11	10	9	8
ŀ	RESERVED Hi_mon				Lo_n	non	102
7	6	5	4	3	2	1	0
RESE	RVED	Hi	_day		Lo_o	day	Spr S

Note: CLR is a BCD digit counter and RTC will not check loaded data.


504 001		Descriptions
[21:20]	Hi_year	10-Year Calendar Digit
[19:16]	Lo_year	1-Year Calendar Digit
[14:12]	Hi_mon	10-Month Calendar Digit
[11:8]	Lo_mon	1-Month Calendar Digit
[6:4]	Hi_day	10-Day Calendar Digit
[3:0]	Lo_day	1-Day Calendar Digit

#### **RTC Time Scale Selection Register (TSSR)**

Register	Address	R/W	Description	Reset Value
TSSR	0xB800_4014	R/W	Time Scale Selection Register	0x0000_0101
			102 201	

30	29	28	27	26	25	24
		RES	ERVED	No.	20	
22	21	20	19	18	17	16
		RES	ERVED		620	a
14	13	12	11	10	9	8
		RES	ERVED	•	S.	200
6	5	4	3	2	1	0
		RESERVED	<u>.</u>	• •	•	24Hr/12Hr
	22 14	22 21 14 13	22     21     20       22     21     20       RES       14     13     12       RES       6     5     4	RESERVED       22     21     20     19       RESERVED       14     13     12     11       RESERVED	RESERVED       22     21     20     19     18       RESERVED       14     13     12     11     10       RESERVED       6     5     4     3     2	RESERVED       22     21     20     19     18     17       RESERVED       14     13     12     11     10     9       RESERVED       6     5     4     3     2     1

	24Hr/12Hr	<b>24-Hour / 12-Ho</b> It indicate that TLF 1: select 24-hour t 0: select 12-hour t	R and TAR are in 2 time scale	4-hour mode or 1	
		24-hour time scale	12-hour time scale	24-hour time scale	12-hour time scale
		00	12(AM12)	12	32(PM12)
		01	01(AM01)	13	21(PM01)
		02	02(AM02)	14	22(PM02)
[0]	2	03	03(AM03)	15	23(PM03)
	- Ste	04	04(AM04)	16	24(PM04)
	SY	05	05(AM05)	17	25(PM05)
	Ser 2	06	06(AM06)	18	26(PM06)
	GY T	07	07(AM07)	19	27(PM07)
	and m	08	08(AM08)	20	28(PM08)
	Sho (	09	09(AM09)	21	29(PM09)
	No.	10	10(AM10)	22	30(PM10)
	69	11	11(AM11)	23	31(PM11)





#### RTC Day of the Week Register (DWR)

Register	Address	R/W	Description	Reset Value
DWR	0xB800_4018	R/W	Day of the Week Register	0x0000_0006

Call -

200

					Val Link				
31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
			RES	ERVED		42 7	2		
15	14	13	12	11	10	9	8		
			RES	ERVED		No.	20		
7	6	5	4	3	2	1	0		
		RESERVE	D			DWR	Mr.		

Bits			Descriptions	5
		Day of the Week R	egister	
		0	Sunday	,
		1	Monday	
[2:0]	DWR	2	Tuesda	
		3	Wednes	sday
100		4	Thursda	ау
150		5	Friday	
n n		6	Saturda	ау
			543	Publication Release Date: Jun. 18, 2010 Revision: A4



#### **RTC Time Alarm Register (TAR)**

Register	Address	R/W	Description	Reset Value
TAR	0xB800_401C	R/W	Time Alarm Register	0x0000_0000

31	30	29	28	27	26	25	24
			RESE	RVED	NO.	00	
23	22	21	20	19	18	17	16
RESE	RVED	Hi_hr_	alarm		Lo_hr	alarm	
15	14	13	12	11	10	9	8
RESERVED	Н	li_min_alar	m		Lo_min	_alarm	1
7	6	5	4	3	2	1	0
RESERVED	F	li_sec_aları	m		Lo_sec	_alarm	530

Notes: TAR is a BCD digit counter and RTC will not check loaded data.

Bits		Descriptions	
[21:20]	Hi_hr_alarm	10 Hour Time Digit	
[19:16]	Lo_hr_alarm	1 Hour Time Digit	
[14:12]	Hi_min_alarm	10 Min Time Digit	
[11:8]	Lo_min_alarm	1 Min Time Digit	
[6:4]	Hi_sec_alarm	10 Sec Time Digit	
[3:0]	Lo_sec_alarm	1 Sec Time Digit	



( Sha was

#### **RTC Calendar Alarm Register (CAR)**

Register	Address	R/W	Description	Reset Value
CAR	0xB800_4020	R/W	Calendar Alarm Register	0x0005_0101

					Val New		
31	30	29	28	27	26	25	24
			RESE	RVED	°O	20	
23	22	21	20	19	18	17	16
Hi_year_alarm			Lo_year_alarm				
15	14	13	12	11	10	9	8
RESERVED			Hi_mon_ alarm	Lo_mon_alarm			\$5,0j
7	6	5	4	3	2	1	0
RESERVED Hi_day		y_alarm		Lo_day	_alarm	6	

Bits	Descriptions					
[21:20]	Hi_year	10-Year Calendar Digit				
[19:16]	Lo_year	Lo_year1-Year Calendar Digit				
[14:12]	Hi_mon 10-Month Calendar Digit					
[11:8]	E] Lo_mon 1-Month Calendar Digit					
[6:4]	Hi_day     10-Day Calendar Digit					
[3:0]	Lo_day	Lo_day 1-Day Calendar Digit				

Notes: CAR is a BCD digit counter and RTC will not check loaded data.

#### RTC Leap year Indication Register (LIR)

Register	Address	R/W	Description	Reset Value
LIR	0xB800_4024	R	RTC Leap year Indication Register	0x0000_0000
			193 - 201	

31	30						1
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
RESERVED							
15	14	13	12	11	10	9	8
RESERVED						L'S	20
7	6	5	4	3	2	1	0
RESERVED						•	LIR

Bits		Descriptions
[0]		LIR [0]: Real only. Leap year Indication REGISTER
[0]	LIR	<ul><li>1 : It indicate that this year is leap year</li><li>0 : It indicate that this year is not a leap year</li></ul>





and Los

#### **RTC Interrupt Enable Register (RIER)**

Register	Address	R/W	Description	Reset Value
RIER	0xB800_4028	R/W	RTC Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
RESERVED							
15	14	13	12	11	10	9	8
RESERVED							
7	6	5	4	3	2	1	0
		RESERVED	)		Wk_en	Tick_int_en	Alarm_int_en

Bits		Descriptions
[2]	Wk_en	<ul><li>1 = RTC Power Down wakeup interrupt enable</li><li>0 = RTC Power Down wakeup interrupt disable</li></ul>
[1]	Tick_int_en	<ul><li>1 = RTC Time Tick Interrupt and counter enable</li><li>0 = RTC Time Tick Interrupt and counter disable</li></ul>
[0]	Alarm_int_en	1 = RTC Alarm Interrupt enable 0 = RTC Alarm Interrupt disable
老人		
		Publication Release Date: Jun. 18, 2010 547 Revision: A4

#### **RTC Interrupt Indication Register (RIIR)**

Register	Address	R/W	Description	Reset Value
RIER	0xB800_4028	R/C	RTC Interrupt Indication Register	0x0000_0000
			YOL POI	

					Wal al		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
RESERVED							
15	14	13	12	11	10	9	8
	RESERVED						20
7	6	5	4	3	2	1	0
		RESERVED	)		Wk_st	Tick_int_st	Alarm_int_st

Bits		Descriptions				
[2]	Wk_st	<ul> <li>1 = It indicates that RTC time alarm and calendar alarm has been activated. System clock is wakeup from power down mode.</li> <li>0 = It indicates that system clock has been wakeup from power down mode. Software can clear this bit by writing "1" after RTC wakeup interrupt has occurred.</li> </ul>				
[1]	Tick_int_st	<ul> <li>RTC Time Tick Interrupt Indication REGISTER</li> <li>1 = It indicates that time tick interrupt has been activated.</li> <li>0 = It indicates that time tick interrupt has never occurred. Software can also clear this bit after RTC interrupt has occur.</li> </ul>				
[0]	Alarm_int_st	<ul> <li>RTC Alarm Interrupt Indication REGISTER</li> <li>1 = It indicates that time counter and calendar counter have counted to a specified time recorded in TAR and CAR. RTC alarm interrupt has been activated.</li> <li>0 = It indicates that alarm interrupt has never occurred. Software can also clear this bit after RTC interrupt has occurred.</li> </ul>				
		activated. 0 = It indicates that alarm interrupt has never occurred. Software can also				
		Publication Release Date: Jun. 18, 2010 548 Revision: A4				



#### **RTC Time Tick Register (TTR)**

Register	Address	R/W	Description	Reset Value		
TTR	0xB800_4030	R/C	RTC Time Tick Register	0x0000_0000		
COL POL						

					Val NE						
31	30	29	28	27	26	25	24				
			°O,	20							
23	22	21	20	19	18	17	16				
	RESERVED										
15	14	13	12	11	10	9	8				
	RESERVED										
7	6	5	4	3	2	1	0				
						TTR	100				

Bits			Descriptions	
			errupt request Interval d to select tick time interrupt request terrupt is as follow:	interval. The
		TTR[2:0]	Tick Time interrupt interval	
		0	1 sec	
35		1	1/2 sec	
[2:0]	TTR	2	1/4 sec	
[]	TIK	3	1/8 sec	
		4	1/16 sec	
St.	No.	5	1/32 sec	
×,	N. K.	6	1/64 sec	
1	0.95	7	1/128 sec	
	~ C. D.			
	N AN			
			Publication Release 549	Date: Jun. 18, 20 Revision:

# nuvoTon

# 32-BIT ARM926EJ-S BASED MCU

# 7.20 Smart Card Host Interface (SC)

The Smart Card Host Interface is based on ISO/IEC 7816-3 standard and fully compliant with PC/SC Specifications. It also includes SCPSNT (Smart Card PreSeNT) monitoring status of card insertion/extraction.

- ISO-7816 compliant
- PC/SC T=0, T=1 compliant
- 16-byte transmitter FIFO and 16-byte receiver FIFO
- FIFO threshold interrupt to optimize system performance
- Programmable transmission clock frequency
- Versatile baud rate configuration
- UART-like register file structure
- Versatile 8-bit, 16-bit, 24-bit time-out counter for Answer-To-Reset (ATR) and waiting times processing.
- Parity errors counter in reception mode and in transmission mode with automatic re-transmission.
- Automatic activation and deactivation sequence through an independence sequencer



# 7.20.1 SC Register Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Offset	R/W	Description	Condition	Reset Value
Smart Card	#0		100 001		
RBR	0xB800_5000	R	Receive Buffer Register	DLAB = 0	Undefined
TBR	0xB800_5000	W	Transmit Buffer Register	DLAB = 0	Undefined
IER	0xB800_5004	R/W	Interrupt Enable Register	DLAB = 0	0x0000_0080
ISR	0xB800_5008	R	Interrupt Status Register	DLAB = 0	0x0000_00C1
SCFR	0xB800_5008	W	FIFO Control Register	DLAB = 0	0x0000_0000
BLL	0xB800_5000	R/W	Baud Rate Divisor Latch Reg. (LB)	DLAB = 1	0x0000_001F
BLH	0xB800_5004	R/W	Baud Rate Divisor Latch Reg. (HB)	DLAB = 1	0x0000_0000
CID	0xB800_5008	R	Card ID Number Register	DLAB = 1	0x0000_0070
SCCR	0xB800_500C	R/W	Card Control Register	Ø	0x0000_0010
CBR	0xB800_5010	R/W	Clock Base Register	25	0x0000_000C
CSR	0xB800_5014	R	Card Status Register		0x0000_0060
GTR	0xB800_5018	R/W	Guard Time Register		0x0000_0001
ECR	0xB800_501C	R/W	Extended Control Register		0x0000_0550
TEST	0xB800_5020	R/W	SC Reset Test Mode Register		0x0000_0000
SC_TOC	0xB800_5028	R/W	Time out Configuration Register		0x0000_0000
SC_TOIR0	0xB800_502C	R/W	Time out Initial Register 0		0x0000_0000
SC_TOIR1	0xB800_5030	R/W	Time out Initial Register 1		0x0000_0000
SC_TOIR2	0xB800_5034	R/W	Time out Initial Register 2		0x0000_0000
SC_TOD0	0xB800_5038	R	Time out Data Register 0		0x0000_00FF
SC_TOD1	0xB800_503C	R	Time out Data Register 1		0x0000_00FF
SC_TOD2	0xB800_5040	R	Time out Data Register 2		0x0000_00FF
SC_BTOR	0xB800_5044	R/W	Buffer Time out Data Register		0x0000_0000
Smart Card #					
RBR	0xB800_5800	R	Receive Buffer Register	DLAB = 0	Undefined
TBR	0xB800_5800	W	Transmit Buffer Register	DLAB = 0	Undefined
IER	0xB800_5804	R/W	Interrupt Enable Register	DLAB = 0	0x0000_0080
ISR	0xB800_5808	R	Interrupt Status Register	DLAB = 0	0x0000_00C1
SCFR	0xB800_5808	W	FIFO Control Register	DLAB = 0	0x0000_0000
BLL	0xB800_5800	R/W	Baud Rate Divisor Latch Reg. (LB)	DLAB = 1	0x0000_001F
BLH	0xB800_5804	R/W	Baud Rate Divisor Latch Reg. (HB)	DLAB = 1	0x0000_0000
CID	0xB800_5808	R	Card ID Number Register	DLAB = 1	0x0000_0070
SCCR	0xB800_580C	R/W	Card Control Register		0x0000_0010
CBR	0xB800_5810	R/W	Clock Base Register		0x0000_000C
CSR	0xB800_5814	R	Card Status Register		0x0000_0060
GTR	0xB800_5818	R/W	Guard Time Register		0x0000_0001
ECR	0xB800_581C	R/W	Extended Control Register		0x0000_0550

# nuvoTon

# 32-BIT ARM926EJ-S BASED MCU

TEST	0xB800_5820	R/W	SC Reset Test Mode Register	0x0000_0000
SC_TOC	0xB800_5828	R/W	Time out Configuration Register	0x0000_0000
SC_TOIR0	0xB800_582C	R/W	Time out Initial Register 0	0x0000_0000
SC_TOIR1	0xB800_5830	R/W	Time out Initial Register 1	0x0000_0000
SC_TOIR2	0xB800_5834	R/W	Time out Initial Register 2	0x0000_0000
SC_TOD0	0xB800_5838	R	Time out Data Register 0	0x0000_00FF
SC_TOD1	0xB800_583C	R	Time out Data Register 1	0x0000_00FF
SC_TOD2 0xB800_5840		R	Time out Data Register 2	0x0000_00FF
SC_BTOR	0xB800_5844	R/W	Buffer Time out Data Register	0x0000_0000





#### **Receive Buffer Register (RBR)**

Register	Offset	R/W	Description	Reset Value
RBR	0xB800_5000	R	Receive Buffer Register (DLAB = 0)	Undefined

				10			
31	30	29	28	27	26	25	24
			Rese	rved	020	02	
23	22	21	20	19	18	17	16
			Rese	rved	26	2 42	
15	14	13	12	11	10	9	8
			Rese	rved		YO,	à
7	6	5	4	3	2	1	0
			8-bit Rece	eived Data	1	0	20

Bits		Descriptions
[7:0]	8-bit Received Data	By reading this register, the SC will return an 8-bit data received from SmartCard (LSB first).





Register	offset	R/W	Description				Reset Value				
TBR	0xB800_5000	W	Transmit Buffer	Register (DL	AB = 0)		Undefined				
31	30	29	28	27	26	25	24				
Reserved											
23	22	21	20	19	18	17	16				
			Rese	rved	22	20 0	00				
15	14	13	12	11	10	9	8				
			Rese	rved		- 73	2 OL				
7	6	5	4	3	2	1	0				
	· · ·		8-bit Transı	mitted Data			35				

#### **Transmit Buffer Register (TBR)**

Bits		Descriptions	
[7:0]	8-bit Transmitte d Data	By writing to this register, the SCHI will send out an 8-bit data to SmartC (LSB first).	Card
彩			
		Dublication Delease Dates Jun. 19	2010
		Publication Release Date: Jun. 18, 554 Revisio	



### Interrupt Enable Register (IER)

Register	offset	R/W	Description	Reset Value
IER	0xB800_5004	R/W	Interrupt Enable Register (DLAB = 0)	0x0000_0000

31	30	29	28	27	26	25	24
			RESE	RVED	N.		• •
23	22	21	20	19	18	17	16
			RESE	RVED		TO.	
15	14	13	12	11	10	9	8
		RESERVED			ETOR2	ETOR1	ETORO
7	6	5	4	3	2	1	0
PWRDN	A/B#	RESE	RVED	ESCPTI	ESCSRI	ETBREI	ERDRI

Bits	Descriptions							
[10]	ETOR2	<b>TOR2 interrupt enable bit</b> When 24 bit time-out counter decrease to zero, it will set TO2 flag to high. If we set ETOR2 to high, then the 24 bit time-out counter will interrupt CPU to indicate that the time-out count is reached.						
[9]	ETOR1	<b>TOR1 interrupt enable bit</b> When 16 bit time-out counter decrease to zero, it will set TO1 flag to high. If we set ETOR1 to high, then the 16 bit time-out counter will interrupt CPU to indicate that the time-out count is reached.						
[8]	ETORO	<b>TORO interrupt enable bit</b> When 8 bit time-out counter decrease to zero, it will set TOO flag to high. If we set ETOR0 to high, then the 8 bit time-out counter will interrupt CPU to indicate that the time-out count is reached.						
[7]	PWRDN	<b>Power Down Enable</b> PWRDN bit is used when the Smartcard controller needs to be powered down. Powering down must be done whenever the controller needs to switch between class A and B. When this bit is a '1', it will deactivate all contacts to the Smartcard except for SCRST_L which will be discussed later.						



		62807 s					
[6]	A/B#	<b>Class A/B#</b> Class A/B# bit is used for controlling the 3V and 5V power control signals. When `1', the controller will direct a power supply of 5V to the card. When `0', a power supply of 3V will be provided instead.					
[3]	ESCPTI	<ul> <li>SCPSNT Toggle Interrupt Enable</li> <li>A rising/falling edge of SCPSNT signal triggers an interrupt if this bit is set to "1".</li> <li>0: SCPSNT toggle interrupt is disabled.</li> <li>1: SCPSNT toggle interrupt is enabled.</li> </ul>					
[2]	ESCSRI	<ul> <li>SCSR-related Event Interrupt Enable</li> <li>ESCSRI means interrupt enable bit for SCSR-related events such as silent byte detected error, no stop bit error, parity bit error or overrun error. Any SCSR-related event as described above will trigger an interrupt if this bit is set to "1".</li> <li>O: SCSR-related event interrupt is disabled.</li> <li>1: SCSR-related event interrupt is enabled.</li> </ul>					
[1]	ETBREI	<ul> <li>TBR Empty Interrupt Enable</li> <li>An interrupt is issued when TBR is empty and this bit is set to "1". It is used in output mode (SDIODIR = 0) to request host's attention to transfer data byte to card.</li> <li>0: TBR empty interrupt is disabled.</li> <li>1: TBR empty interrupt is enabled.</li> </ul>					
[0]	ERDRI	Receiver Data Ready Interrupt Enable The active FIFO threshold level for this kind of interrupt when FIFO is enabled is specified in RxTL1 and RxTL0 (bit 7 and bit 6 of SCFR at base address + 2. Refer to description of SCFR for details). An interrupt is issued if a data byte is ready for host to read when FIFO is disabled or incoming data from card reaches active FIFO threshold level when FIFO is enabled. 0: Receiver data ready interrupt is disabled. 1: Receiver data ready interrupt is enabled.					
A TON							
		Publication Release Date: Jun. 18, 2010 556 Revision: Ad					



#### R/W Description **Reset Value** Register Offset Baud Rate Divisor Latch Register (Low Byte) R/W BLL 0xB800\_5000 0x0000\_001F (DLAB = 1)RESERVED RESERVED RESERVED Baud Rate Divisor (Low Byte)

Dada Rate Divisor Lateri (Low Dyte) Register (DLL)	Baud Rate Divisor Latch (	(Low Byte)	Register (	(BLL)
----------------------------------------------------	---------------------------	------------	------------	-------

	Bits	Descriptions			
2	[7:0]	BLL	This register comb clock frequency.	pining with BLH	High byte register and CBR determine internal sampling higher byte values. Default to be 00h.
		· · ·			
				557	Publication Release Date: Jun. 18, 2010 Revision: A4



#### Baud Rate Divisor Latch (High Byte) Register (BLH)

Register	Offset	R/W	Description	Reset Value
BLH	0xB800_5004	R/W	Baud Rate Divisor Latch Register (High Byte) (DLAB = 1)	0x0000_0000

31         30         29         28         27         26         25         24           RESERVED           23         22         21         20         19         18         17         16           RESERVED           15         14         13         12         11         10         9         8           RESERVED           7         6         5         4         3         2         1         0           Baud Rate Divider (High Byte)										
2322212019181716RESERVED15141312111098RESERVED76543210	31	30	29	28	27	26	25	24		
RESERVED         15         14         13         12         11         10         9         8           RESERVED           7         6         5         4         3         2         1         0	RESERVED									
15       14       13       12       11       10       9       8         RESERVED         7       6       5       4       3       2       1       0	23	22	21	20	19	18	17	16		
RESERVED       7     6     5     4     3     2     1     0	RESERVED									
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8		
	RESERVED									
Baud Rate Divider (High Byte)	7	6	5	4	3	2	1	0		
		•	Bai	ud Rate Divid	der (High By	vte)		1		

Bits	Descriptions	
		8 bit Baud rate divider Latch High byte register
[7:0]	BLH	This register combining with BLL and CBR determine internal sampling clock frequency.
2		Bit 7 $\sim$ 0: Baud rate divisor latch higher byte values. Default to be 00h.



### Card ID Number Register (CID)

Register	Offset	R/W	Description	Reset Value
CID	0xB800_5008	R	Smartcard ID Number Register (DLAB = 1)	0x0000_0070

						() a			
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
			Rese	erved		020	2		
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
CID									

Bits	Descriptions				
[7:0]	CID	8 bit smart car This register con Card interface.		e <b>gister</b> value of 70h for driver to identify	Smart
A A	6				
			559	Publication Release Date: Jun. Rev	18, 2010 vision: A4



#### Interrupt Status Register (ISR)

This register contains mainly interrupt status including transmission-related interrupts and SCPSNT toggle interrupt. Transmission-related interrupt status is coded and prioritized as in UART implementation. User may also find FIFO enable/disabled status reflecting what is set in bit 0 of SCFR (write only Smart Card FIFO Register at base address + 2 when BDLAB = 0) and SCPSNT line status.

Register	Offset	R/W	Description	Reset Value
ISR	0xB800_5008	R	Interrupt Status Register	0x0000_00C1

31	30	29	28	27	26	25	24				
	RESERVED										
23	22	21	20	19	18	17	16				
	RESERVED										
15	14	13	12	11	10	9	8				
	RESERVED										
7	6	5	4	3	2	1	0				
RESE	RVED	SCPSNT	SCPTI		INTS		NIP				

Bits	Descriptio	Descriptions						
[5]	SCPSNT	SCPSNT Line StatusUser may poll this bit to see SCPSNT pin's voltage level.0 = Smart card has been remove from the reader1 = Smart card IC is contact with the reader						
[4]	SCPTI	<ul> <li>SCPSNT Toggle Interrupt Status</li> <li>A rising/falling edge of SCPSNT signal triggers an interrupt and set this status bit if ESCPTI (IER bit 3) is set to "1" to enable SCPSNT toggle interrupt.</li> <li>0: No SCPSNT toggle interrupts.</li> <li>1: SCPSNT toggle interrupt occurs.</li> </ul>						
[3:1]	INTS	Interrupt Status The INTS together with NIP indicates the current interrupt request.						
[0]	NIP	<pre>Interrupt pending status bit. This bit is a logical "1" if there is no interrupt pending. If one of the interrupt sources occurs, this bit will be set to a logical "0". = 0 Interrupt pending.</pre>						



= 1 No interrupt occurs.

### **Interrupt Control Functions**

	ISR bit Interrupt set and function								
{IN	ITS[3	:1],M	NIP}				8		
bit	bit	bit	bit	Priority	Interrupt type	Interrupt source	Clear interrupt		
3	2	1	0			K.	condition		
0	0	0	1	-	-	No interrupt pending	00		
1	0	1	0	first	Card insert or remove	SCPTI =1	Read ISR		
1	1	1	0	second	TIME-OUT interrupt	1. TO2 =1 2. TO1 =1 3. TO0 =1	Read SCSR		
0	1	1	0	Third	Data receiving status	1. OER = 1 2. PBER = 1 3. NSER = 1 4. SBD = 1	Read SCSR		
0	1	0	0	third	RBR data ready	<ol> <li>RBR data ready</li> <li>FIFO interrupt active level reached</li> </ol>	<ol> <li>Read RBR</li> <li>Read RBR until FIFO is under active level</li> </ol>		
1	1	0	0	fourth	FIFO data time out	Receiver FIFO is non-empty and no activities are occurred in the receiver FIFO during the TOR defined time duration	Read RBR		
0	0		0	fifth	TBR empty	TBR empty	<ol> <li>Write data to TBR</li> <li>Read ISR (if priority is third)</li> </ol>		



### FIFO Control Register (SCFR)

Register	Offset	R/W	Description	Reset Value
SCFR	0xB800_5008	W	Smartcard FIFO Control Register	0x0000_0000

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
			RESE	RVED		102	$\gg$			
15	14	13	12	11	10	9	8			
	RESERVED									
7	6	5	4	3	2	1	0			
RF	ITL	PEC2	PEC1	PECO	TFR	RFR	RESERVED			

Bits	Descriptions								
		Rx FIFO Active Threshold Level (Interrupt Trigger Level)							
		RFITL [7:6]	Trigger Level						
[7:6]	RFITL	00	01 bytes						
[7.0]	KITTE	01	04 bytes						
22		10	08 bytes						
h	h.	11	14 bytes						
[5:3]	PEC2, PEC1, PECO	Bits PEC2, PEC1 reception or in tra The value 000 inc	Parity Error Count.         Bits PEC2, PEC1 and PEC0 determine the number of allowed repetitions in reception or in transmission before setting bit PBER in SCSR.         The value 000 indicates that, if only one parity error has occurred, bit PE is set; the value 111 indicate that bit PE will be set after 8 parity errors.         In protocol T =0						

# nuvoTon

# 32-BIT ARM926EJ-S BASED MCU

		reached, the error counter will be reset
		If the programmed number of allowed parity errors is reached, bit PBER in register SCSR will be set as long as register SCSR has not been read.
		If a transmitted character has been NAK by the card, then our smart card host interface will automatically re-transmit it a number of times equal to the value programmed in bits PEC2, PEC1 and PEC0.
		In transmission mode, if bits PEC2, PEC1 and PEC0 are logic 0, then the automatic re-transmission is invalided; the character manually rewritten in register TBR will start at 13.5 ETU.
1		In protocol T= 1:
		.The error counter has no action; bit PE is set at the first incorrectly received character.
		Tx FIFO Reset
[2]	TFR	Setting this bit will generate an OSC cycle reset pulse to reset Tx FIFO. The Tx FIFO becomes empty (Tx pointer is reset to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated.
		Rx FIFO Reset
[1]	RFR	Setting this bit will generate an OSC cycle reset pulse to reset Rx FIFO. The Rx FIFO becomes empty (Rx pointer is reset to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated.
		Publication Release Date: Jun. 18, 201 563 Revision: A



#### Card Control Register (SCCR)

Register	offset R/W		Description	Reset Value	
SCCR	0xB800_500C	R/W	Smartcard Control Register	0x0000_0000	

31	30	29	28	27	26	25	24
			RES	ERVED	mil		
23	22	21	20	19	18	17	16
			RES	ERVED	20	Sh	
15	14	13	12	11	10	9	8
			RES	ERVED	1	20.0	15.1
7	6	5	4	3	2	1	0
DLAB	DIR	NSBE	EPE	Protocol	CDP	RESERVED	

Bits		Descriptions
		Divider Latch Access Bit
[7]	DLAB	0 = It is used to access RBR, TBR, IER, ISR or SCFR.
		$1 = $ It is used to access Divisor Latch Registers {BLH, BLL}.
		Receive Data Direction
[6]	DIR	DIR bit when set as a '1' or '0' will receive data in the direct convention or indirect convention manner respectively. In other words, the controller will need to have this bit set to a '1' if the first byte of the ATR process is 3F and a '0' if the first byte is 3B.
151	NSBE	Silent Byte Enable.
[5]	NSBE	Receiver detect the data byte, parity bit and stop bit are all zero
24		Even Parity Enable
[4]	EPE	0 = Odd number of 1's are transmitted or checked in the word and parity bits.
		1 = Even number of 1's are transmitted or checked in the word and parity bits.
X		This bit has effect only when bit 3 (parity bit enable) is set.
[3]	Protocol	<b>Protocol.</b> Bit PROT is set if the protocol is $T = 1$ (asynchronous) and bit PROT = 0 if the protocol is $T=0$
[2]	CDP	Card Detect Polarity. CDP bit is used for the card present input polarity for different socket application. 0 = the input high means card is present. 1 = the input low means card is present.



#### **Clock Base Register (CBR)**

Register	offset	R/W	Description	Reset Value
CBR	0xB800_5010	R/W	Clock Base Register	0x0C0C_0C0C

					VIII VI				
31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
RESERVED									
15	14	13	12	11	10	9	8		
RESERVED									
7	6	5	4	3	2	1	0		
8-bit clock base Data									

Bits		Descriptions
[7:0]	CBR	<b>Clock Base Value.</b> It specifies number of internal sampling clock pulses for a data bit. This register combining with BLH and BLL (baud rate latches) determine internal sampling clock frequency. For example, CBR defaults to be 0Ch and BLH, BLL default to be 1Fh which mean SCCLK clock frequency is 372 (12 x 31) times of internal sampling clock frequency. The default values of CBR, BLH and BLL are corresponding to default values of transmission factors F and D specified in ISO/IEC 7816-3. The value of 0Ch of CBR means there're 12 sampling clock pulses to detect a 1-etu (elementary time unit) data bit on SCIO signal. It is recommended that user sets CBR to be around 16 to maintain better data integrity and transmission stability.
	S. The second se	Publication Release Date: Jun. 18, 2010 Revision: A4

24

16

8 TOF0

0

RDR



SC\_RESET

# 32-BIT ARM926EJ-S BASED MCU

			Carlos Man	
Register	Offset	R/W	Description	Reset Value
CSR	0xB800_5014	R	Smartcard Status Register	Undefined

				1	Nº O		
31	30	29	28	27	26	25	
	_		RESE	RVED	- m	<u>.</u>	
23	22	21	20	19	18	17	
	_		RESE	RVED	1	AL	
15	14	13	12	11	10	9	
		RESERVED			TOF2	TOF1	0
7	6	5	4	3	2	1	

SBD

NSER

PBER

OER

its I	Descriptions				
		TOF2 is Time-Out Flag of Timer2.			
		When Timer 2 time out, it will set the FLAG (TOF2)			
		When host reads SCSR, it clears this bit to "0".			
		TOF1 is Time-Out Flag of Timer1.			
	TOF2, TOF1, TOF0	When Timer 1 time out, it will set the FLAG (TOF1)			
2		When host reads SCSR, it clears this bit to "0".			
1		TOF0 is Time-Out Flag of Timer0.			
D.		When Timer 0 time out, it will set the FLAG (TOF0)			
S)		When host reads SCSR, it clears this bit to "0".			
X	N. C	SC_RESET pin status			
[7]	SC_RESET	This bit reflects the RESET pin high or low.			
	TSRE	Transmitter Shift Register Empty			
[6]		This bit is set to "1" when transmitter shift register is empty.			
[6]		This bit is set to "1" when transmitter shift register is empty.			

#### Publication Release Date: Jun. 18, 2010 Revision: A4

## Card Status Register (CSR)

TSRE

TBRE



		Transmitter Buffer Register Empty					
[5]	TBRE	In non-FIFO mode, this bit will be set to a logical 1 when a data byte is transferred from TBR to TSR. If ETBREI of IER is a logical 1, an interrupt is generated to notify host to write the following data bytes. In FIFO mode, this bit is set to "1" when the transmitter FIFO is empty. It is cleared to "0" when host writes data bytes into TBR or FIFO.					
		Silent Byte Detected					
[4]	SBD	This bit is set to "1" to indicate that received data byte are kept in silent state for a full byte time, including start bit, data bits, parity bit, and stop bits. In FIFO mode, it indicates the same condition for the data on top of FIFO. When host reads SCSR, it clears this bit to "0".					
[3]	Protocol	<b>Protocol.</b> Bit PROT is set if the protocol is $T = 1$ (asynchronous) and bit PROT = 0 if the protocol is $T = 0$ .					
[2]	PBER	Parity Bit Error This bit is set to "1" to indicate that parity bit of received data is wrong. In FIFO mode, it indicates the same condition for the data on top of the FIFO. When host reads SCSR, it clears this bit to "0".					
[1]	OER	<b>Overrun Error</b> This bit is set to "1" to indicate previously received data is overwritten by the next received data before it is read by host. In FIFO mode, it indicates the same condition instead of FIFO full. When host reads SCSR, it clears this bit to "0".					
[0]	RDR	<b>Receiver Data Ready</b> This bit is set to "1" to indicate received data is ready to be read by host in RBR or FIFO. If no data are left in RBR or FIFO, the bit is cleared to "0".					
		Publication Release Date: Jun. 18, 2010 567 Revision: A4					



#### Guard Time Register (GTR)

Register	offset	R/W	Description	Reset Value
GTR	0xB800_5018	R/W	Guard Time Register	0x0101_0101

31	30	29	28	27	26	25	24
			RESE	RVED	R	Sh-	
23	22	21	20	19	18	17	16
			RESE	RVED		JO.	2
15	14	13	12	11	10	9	8
RESERVED							
7	6	5	4	3	2	1	0
			G	TR			4

Bits	Descriptions				
[7:0]	GTR	Guard Time F This register sp byte		of stop bits appended in the en	d of data
			568	Publication Release Date: Jun Re	n. 18, 2010 evision: A4



#### **Extended Control Register (ECR)**

Register	offset	R/W	Description	Reset Value
ECR	0xB800_501C	R/W	Extended Control Register	0x0000_0550

					A second se			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
	RESERVED							
15	14	13	12	11	10	9	8	
		RESERVED			PSCKFS2	PSCKFS1	PSCKFSO	
7	6	5	4	3	2	1	0	
RESERVED	SCKFS2	SCKFS1	SCKFSO	CLKSTP	CLKSTPL	RESI	ERVED	
							C II	

Bits			Descriptions		
		This selection can ad	election bit 2, 1 and 0 ljust power-on /power-o clock frequency as follov	ff sequence interv	
		Í	PSCKFS2, PSCKFS1, PSCKFS0	PSCK frequency	
54.0.01	PSCKFS2,		000	PCLK	
[10:8]	PSCKFS1,	-	001	PCLK/2	
P.	PSCKFSO	-	010	PCLK/4	
An A		-	011	PCLK/8	
	38		100	PCK/16	
No.	- Ale		101	PCLK/32	
×()	1 SY		110	PCLK/64	
			Р 569	Publication Releas	e Date: Jun. 18, 2010 Revision: A4



SCKFS	-	SCKFS2, SCKFS1, SCKFS0 000	SCCLK frequency PCLK	
SCKFS			PCLK	
SCKFS				
SCKES		001	PCLK/2	
		010	PCLK/4	
		011	PCLK/8	
		100	PCK/16	
		101	PCLK/32	
		110	PCLK/64	
	Clock Stop Control		100	0
CLKSTP	Setting "1" to this bit ECR).	stops SCCLK at a voltag	e level specified by	CLKSTPL (bit 2 of
	Clock Stop Voltage	Level	<	B Ca
CLKSTPL	•			
		CLKSTPSetting "1" to this bit ECR).Clock Stop Voltage 0: SCCLK stops at low	100         101         101         110         Clock Stop Control         Setting "1" to this bit stops SCCLK at a voltag ECR).         Clock Stop Voltage Level         0: SCCLK stops at low if CLKSTP is also set to	100       PCK/16         101       PCLK/32         110       PCLK/64         Clock Stop Control         Setting "1" to this bit stops SCCLK at a voltage level specified by ECR).         Clock Stop Voltage Level





#### **Test Mode Register (TEST)**

This 8 bit register is added in order to allow better testability of the Smart Card host. Currently only bit 0 is utilized. In the future, other bits can be used to program the host to improve testability on the testing platform.

Register	Offset	R/W	Description	Reset Value
TEST	0xB800_5020	R/W	TEST Mode	0x0000_0000
			(D_ D_	

	Serie Ville										
31	30	29	28	27	26	25	24				
	RESERVED										
23	22	21	20	19	18	17	16				
		292	0								
15	14	13	12	11	10	9	8				
			RESE	RVED							
7	6	5	4	3	2	1	0				
		SCRST_L	RESERVED								

Bits	Descriptions							
		Smart card Res	set pin con	trol bit				
[1]	SCRST_L	Bit 1: Software driver controls this bit directly which in turn determines the SCRST_L signal to the Smart Card. '0' or '1' in this bit drives '0' or '1' respectively on the SCRST_L signal.						
	N				this bit drives '0' or			



#### Time-out configuration Register (SC\_TOC)

Register	Register Address R/W Description					Reset Value	
SC_TOC	0xB800_5028		R/W	Time out Con	gister 0	0x0000_0000	
					122 2		
31	30	29	28	27	26	25	24
				RESERVED	Ŷ.	2.00.	
23	22	21	20	19 18		17	16
				RESERVED		120-	0
15	14	13	12	11	10	9	8
RESERVED					TOC8	TOC7	TOC6
7	6	5	4	3	2	1	0
RESERVED	TOC5	TOC4	TOC3	RESERVED	TOC2	TOC1	тосо

Bits	Descriptions						
		тоса, тос	7, and TOC6 (Time Out Configuration) control 24-bit time-				
		out counter-2 configuration.					
		TOC8,7,6	OPERATION MODE				
		000	24 bit counter 2 is stopped				
Res .		001	Counting the value stored in register TOIR 2 is started after 001b is written in register in register TOC. An interrupt is given if the interrupt is enabling, and bit TO2 is set within register SCSR when the terminal count is reached. The counter is stopped by writing 000b in register TOC, and should be stopped before reloading new values in register TOC.				
[10:8]	ТОС8, ТОС7, ТОС6	010	Counter 2 starts counting the content of register TOIR2 on the first START bit (reception or transmission) detected on the pin I/O after 010b is written in register TOC. When counter 2 reaches its terminal count, an interrupt is given if enable. Bit TO2 in register SCSR is set. The counter is reloaded with TOIR2 and starts counting on each subsequent START bit. It is possible to change the content of TOIR2 during a count; the current count will not be affected and the new count value will be taken into account at the next START bit. The count is stopped by writing 000b in register TOC,				
	A CAR	011	Counter 2 starts counting the content of register TOIR2 on the first START bit (reception or transmission) detected on the pin I/O after 010b is written in register TOC. When counter 1 reaches its terminal count, an interrupt is given if enable. Bit TO2 in register SCSR is set. The count is stopped by writing 000b in register TOC,				
		100	Same as value 010b, except that counter 2 will be stopped at the end of the 12 <sup>th</sup> ETU following the first START bit detected after 100b has been written in register TOC Note: When the timer stops, the interrupt is not generated.				



		-	<b>24</b> , <b>and TOC3(Time Out Configuration</b> ) control 16 bit time- -1 configuration.
		TOC5,4,3	OPERATION MODE
		000	16 bit counter 1 is stopped
		001	Counting the value stored in register TOIR 1 is started after 001b is written in register in register TOC. An interrupt is given if the interrupt enable, and bit TO1 is set within register SCSR when the terminal count is reached. The counter is stopped by writing 000b in register TOC, and should be stopped before reloading new values in register TOC.
[6:4]	TOC5, TOC4, TOC3	010	Counter 1 starts counting the content of register TOIR1 on the first START bit (reception or transmission) detected on the pin I/O after 010b is written in register TOC. When counter 1 reaches its terminal count, an interrupt is given if enable. Bit TO1 in register SCSR is set. The counter is reloaded with TOIR1 and starts counting on each subsequent START bit. It is possible to change the content of TOIR1 during a count; the current count will not be affected and the new count value will be taken into account at the next START bit. The count is stopped by writing 000b in register TOC,
-P.,		011	Counter 1 starts counting the content of register TOIR1 on the first START bit (reception or transmission) detected on the pin I/O after 010b is written in register TOC. When counter 1 reaches its terminal count, an interrupt is given if enable. Bit TO1 in register SCSR is set. The count is stopped by writing 000b in register TOC,
		100	Same as value 010b, except that counter 1 will be stopped at the end of the 12 <sup>th</sup> ETU following the first START bit detected after 100b has been written in register TOC. Note: When the timer stops, the interrupt is not generated.



		TOC2. TOC	C1, and TOCO (Time Out Configuration) control 8 bit time-
			-0 configuration.
		TOC2,1,0	OPERATION MODE
	TOC2 TOC1	000	8 bit counter 0 is stopped
		001	Counting the value stored in register TOIR 0 is started after 001b is written in register in register TOC. An interrupt is given if the interrupt enable, and bit TO0 is set within register SCSR when the terminal count is reached. The counter is stopped by writing 000b in register TOC, and should be stopped before reloading new values in register TOC.
[2:0]		010	Counter 0 starts counting the content of register TOIR0 on the first START bit (reception or transmission) detected on the pin I/O after 010b is written in register TOC. When counter 0 reaches its terminal count, an interrupt is given if enable. Bit TOO in register SCSR is set. The counter is reloaded with TOIR0 and starts counting on each subsequent START bit. It is possible to change the content of TOIR0 during a count; the current count will not be affected and the new count value will be taken into account at the next START bit. The count is stopped by writing 000b in register TOC,
B <sub>S</sub>		011	Counter 0 starts counting the content of register TOIR0 on the first START bit (reception or transmission) detected on the pin I/O after 010b is written in register TOC. When counter 0 reaches its terminal count, an interrupt is given if enable. Bit TO0 in register SCSR is set. The count is stopped by writing 000b in register TOC,
	杰。	100	Same as value 010b, except that counter 0 will be stopped at the end of the 12 <sup>th</sup> ETU following the first START bit detected after 100b has been written in register TOC. Note: When the timer stops, the interrupt is not generated.
		NON CON	
			Publication Release Date: Jun. 18, 201 574 Revision: A



#### Time-out Initial Register 0 (SC\_TOIR 0)

Register	ster Address R/		Description	Reset Value	
SC_TOIRO	0xB800_502C	R/W	8 bit Time out initial Register 0	0x0000_0000	

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
			RESERVE	ED		120	2			
15	14	13	12	11	10	9	8			
			RESERVE	ED		(1)	0			
7	6	5	4	3	2	1	0			
8-bit Time-Out Initial Data										

Bits	Descriptions
[7:0]	TOIRO
[7:0]	TOIRO



#### Time-out Initial Register 1 (SC\_TOIR 1)

Register	Address R/W		Description	Reset Value	
SC_TOIR1	0xB800_5030	R/W	16 bit Time out initial Register 0	0x0000_0000	

						A. F			
31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
			RESERVE	ED		120	2		
15	14	13	12	11	10	9	8		
		16-	bit Time-Out I	nitial Data		(U) -	0		
7	6	5	4	3	2	1	0		
16-bit Time-Out Initial Data									

Bits D	Descriptions	
[15:0] T	FOIR1	<b>16-bit Time Out Initial Register 1</b> The value to load in register TOIR 1 is the number of ETU to count. The time-out counters may only be used when a card is active with a running clock. This is 16 bit time-out initial register used to initial loading value when every start counting.



#### Time-out Initial Register 2 (SC\_TOIR 2)

Register	Address	R/W	Description	Reset Value
SC_TOIR2	0xB800_5034	R/W	24 bit Time out initial Register 0	0x0000_0000

						1.2	
31	30	29	28	27	26	25	24
			RESERVE	ED		-	
23	22	21	20	19	18	17	16
		24-	bit Time-Out I	nitial Data		160	2
15	14	13	12	11	10	9	8
		24-	bit Time-Out I	nitial Data		(0)	0
7	6	5	4	3	2	1	0
		24-	bit Time-Out I	nitial Data		1	15

Bits	Descriptions
[23:0]	TOIR2



#### Time-out data register 0 (SC\_TOD 0)

Register	Address	R/W	Description	Reset Value
SC_TOD0	0xB800_5038	R	8-bit Time out data Register 0	0x0000_00FF

31	30	29	28	27	26	25	24
			RESERVE	ED	S.	-A	
23	22	21	20	19	18	17	16
			RESERVE	ED	5	120	2
15	14	13	12	11	10	9	8
			RESERVE	ED		(D) -	U.
7	6	5	4	3	2	1	0
		8-	bit Time-Out D	Data count		1	15

Bits	Descriptions						
[7:0]	TODO	8-bit Time Ou The value show The time-out da with a running show the curren	ing in registe ata counters clock. This	er TOD 0 is may only I is 8 bit tin	s the numb be used w	hen a card is	s active
[7:0]	TODO	The value show The time-out da with a running	ing in registe ata counters clock. This	er TOD 0 is may only I is 8 bit tin	s the numb be used w	hen a card is	s active



#### Time-out data Register 1 (SC\_TOD 1)

Register	Address	R/W	Description	Reset Value
SC_TOD1	0xB800_503C	R	16 bit Time out Data Register 1	0x0000_00FF

31	30	29	28	27	26	25	24
			RESERVE	ED	20	es la	
23	22	21	20	19	18	17	16
			RESERVE	ED		TON A	12
15	14	13	12	11	10	9	8
		16-	bit Time-Out	Data count		No.	20
7	6	5	4	3	2	1	0
		16-	-bit Time-Out	Data count			5

ts
5:0]



#### Time-out data Register 2 (TOD 2)

Register	Address	R/W	Description	Reset Value
SC_TOD2	0xB800_5040	R	24-bit Time out Data Register	0x0000_00FF

						1.3	
31	30	29	28	27	26	25	24
			RESERVE	ED		- An	
23	22	21	20	19	18	17	16
		24-	bit Time-Out I	Data count		120	2
15	14	13	12	11	10	9	8
		24-	bit Time-Out I	Data count		(1)	0
7	6	5	4	3	2	1	0
		24-	bit Time-Out I	Data count		1	15

Descriptions	
OR2	<b>24-bit Time Out Data count Register 2</b> The value to load in register TOD 2 is the number of ETU to count. The time-out counters may only be used when a card is active with a running clock. This is 24 bit time-out data register used to show the current counting value.
OR2	The time-out counters may only be used when a card is active with a running clock. This is 24 bit time-out data register used to show the
0	R2



#### Buffer Time-out data Register (SC\_BTOR)

Register	Address	R/W	Description	Reset Value
SC_BTOR	0xB800_5044	R/W	Buffer Time out Data Register	0x0000_0000

31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
RESERVED							
15	14	13	12	11	10	9	8
			RESE	RVED		yo,	0
7	6	5	4	3	2	1	0
BTOIE	BTOIC_6	BTOIC_5	BTOIC_4	BTOIC_3	BTOIC_2	BTOIC_1	BTOIC_0
And a second							

Bits	Descriptions	
[7]	BTOIE	<b>Buffer Time Out Interrupt Enable</b> The feature of receiver buffer time out interrupt is enabled only when BTOIE[7] = ERDRI =1.
[6:0]	втоіс	Buffer Time Out Interrupt Comparator The time out counter resets and starts counting ( the counting clock = ETU ) whenever the RX FIFO receives a new data word. Once the content of time out counter ( TOUT_CNT ) is equal to that of time out interrupt comparator ( TOIC ), a receiver time out interrupt ( Irpt_TOUT ) is generated if TOR[7] = ERDRI =1. A new incoming data word or BRX FIFO empty clear Irpt_TOUT.
		Publication Release Date: Jun. 18, 2010 581 Revision: Ad

### 32-BIT ARM926EJ-S BASED MCU

## 7.21 I<sup>2</sup>C Synchronous Serial Interface Controller

 $I^2C$  is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The  $I^2C$  standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Serial, 8-bit oriented bi-directional data transfers can be up to 100 Kb/s in Standard-mode, 400 Kb/s in the Fast-mode, or 3.4 Mb/s in the High-speed mode. Only 100kbps and 400kbps modes are supported directly in this chip.

Data transfer is synchronized to SCL signal between a Master and a Slave with byte-by-byte basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP).

The I<sup>2</sup>C Master Core includes the following features:

Compatible with I<sup>2</sup>C standard, support master mode

Multi Master Operation.

Clock stretching and wait state generation.

Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer

Software programmable acknowledge bit.

Arbitration lost interrupt, with automatic transfer cancellation.

Start/Stop/Repeated Start/Acknowledge generation.

Start/Stop/Repeated Start detection.

Bus busy detection.

Supports 7 bit addressing mode.

Fully static synchronous design with one clock domain.


Software mode I<sup>2</sup>C.


### 32-BIT ARM926EJ-S BASED MCU

## 7.21.1 I<sup>2</sup>C Protocol


Normally, a standard communication consists of four parts:

- 1) START or Repeated START signal generation
- 2) Slave address transfer
- 3) Data transfer
- 4) STOP signal generation





A master-transmitter addressing a slave receiver with a 7-bit address The transfer direction is not changed



A master reads a slave immediately after the first byte (address)

#### 32-BIT ARM926EJ-S BASED MCU

#### START or Repeated START signal


When the bus is free/idle, meaning no master device is engaging the bus (both SCL and SDA lines are high), a master can initiate a transfer by sending a START signal. A START signal, usually referred to as the **S-bit**, is defined as a **HIGH to LOW** transition on the SDA line while SCL is **HIGH**. The START signal denotes the beginning of a new data transfer.

A Repeated START (Sr) is a START signal without first generating a STOP signal. The master uses this method to communicate with another slave or the same slave in a different transfer direction (e.g. from writing to a device to reading from a device) without releasing the bus.

The I<sup>2</sup>C core generates a START signal when the START bit in the Command Register (CMDR) is set and the READ or WRITE bits are also set. Depending on the current status of the SCL line, a START or Repeated START is generated.

#### STOP signal

The master can terminate the communication by generating a STOP signal. A STOP signal, usually referred to as the **P-bit**, is defined as a **LOW to HIGH** transition on the SDA line while SCL is **HIGH**.




**START and STOP conditions** 

#### **Slave Address Transfer**

The first byte of data transferred by the master immediately after the START signal is the slave address. This is a 7-bits calling address followed by a RW bit. The RW bit signals the slave the data transfer direction. No two slaves in the system can have the same address. Only the slave with an address that matches the one transmitted by the master will respond by returning an acknowledge bit by pulling the SDA low at the 9th SCL clock cycle.

The core treats a Slave Address Transfer as any other write action. Store the slave device's address in the Transmit Register (TxR) and set the WRITE bit. The core will then transfer the slave address on the bus.



The first byte after the START procedure


#### 32-BIT ARM926EJ-S BASED MCU

#### **Data Transfer**

Once successful slave addressing has been achieved, the data transfer can proceed on a byte-by-byte basis in the direction specified by the RW bit sent by the master. Each transferred byte is followed by an acknowledge bit on the 9th SCL clock cycle. If the slave signals a **Not Acknowledge (NACK)**, the master can generate a STOP signal to abort the data transfer or generate a Repeated START signal and start a new transfer cycle.

If the master, as the receiving device, does **Not Acknowledge (NACK)** the slave, the slave releases the SDA line for the master to generate a STOP or Repeated START signal.

To write data to a slave, store the data to be transmitted in the Transmit Register (TxR) and set the WRITE bit. To read data from a slave, set the READ bit. During a transfer the core set the I2C\_TIP flag, indicating that a **Transfer is in Progress**. When the transfer is done the I2C\_TIP flag is cleared, and the IF flag set. And if IE is enabled, then an interrupt generated. The Receive Register (RxR) contains valid data after the IF flag has been set. The software may issue a new write or read command when the I2C\_TIP flag is cleared.





## 7.21.2 I2C Serial Interface Control Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W/C	Description	Reset Value			
I2C Port0 : I2C_BA = 0xB800_6000 I2C Port1 : I2C_BA = 0xB800_6100							
CSR	0xB800_6x00	R/W	Control and Status Register	0x0000_0000			
DIVIDER	0XB800_6x04	R/W	Clock Pre-scale Register	0x0000_0000			
CMDR	0XB800_6x08	R/W	Command Register	Ox0000_0000			
SWR	0XB800_6x0C	R/W	Software Mode Control Register	0x0000_003F			
RxR	0XB800_6x10	R	Data Receive Register	0x0000_0000			
TxR	0XB800_6x14	R/W	Data Transmit Register	0x0000_0000			

NOTE: The reset value of SWR is 0x3F only when SCR, SDR and SER are connected to pull high resistor.





#### **Control and Status Register (CSR)**

Register	Offset	R/W/C	Description	Reset Value
CSR	0XB800_6x00	R/W	Control and Status Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved			I2C_RxACK	I2C_BUSY	I2C_AL	I2C_TIP	
7	6	5	4	3	2	1	0	
Rese	Reserved Tx_NUM			Reserved	IF		I2C_EN	

Bits	Descriptions	
[11]	I2C_RxACK	<ul> <li>Received Acknowledge From Slave (Read only)</li> <li>This flag represents acknowledge from the addressed slave.</li> <li>0 = Acknowledge received (ACK).</li> <li>1 = Not acknowledge received (NACK).</li> </ul>
[10]	I2C_BUSY	<ul> <li>I<sup>2</sup>C Bus Busy (Read only)</li> <li>0 = After STOP signal detected.</li> <li>1 = After START signal detected.</li> </ul>
[9]	I2C_AL	<ul> <li>Arbitration Lost (Read only)</li> <li>This bit is set when the I<sup>2</sup>C core lost arbitration. Arbitration is lost when:</li> <li>A STOP signal is detected, but no requested.</li> <li>The master drives SDA high, but SDA is low.</li> </ul>
[8]	I2C_TIP	<ul> <li>Transfer In Progress (Read only)</li> <li>0 = Transfer complete.</li> <li>1 = Transferring data.</li> <li>NOTE: When a transfer is in progress, you will not allow writing to any register of the I<sup>2</sup>C master core except SWR.</li> </ul>
	N. L.	Publication Release Date: Jun. 18, 2010 587 Revision: A4



		Transmit Byte Counts					
		These two bits represent how many bytes are remained to transmit. When a byte has been transmitted, the Tx_NUM will decrease 1 until all bytes are transmitted (Tx_NUM = $0x0$ ) or NACK received from slave. Then the interrupt signal will assert if IE was set.					
[5:4]	Tx_NUM	0x0 = Only one byte is left for transmission.					
		0x1 = Two bytes are left to for transmission.					
		0x2 = Three bytes are left for transmission.					
		0x3 = Four bytes are left for transmission.					
		Interrupt Flag					
		The Interrupt Flag is set when:					
		Transfer has been completed.					
[2]	IF	<ul> <li>Transfer has not been completed, but slave responded NACK (in multi- byte transmit mode).</li> </ul>					
		Arbitration is lost.					
		<b>NOTE</b> : This bit is read only, but can be cleared by writing 1 to this bit.					
		Interrupt Enable					
[1] IE		$0 = \text{Disable I}^2 \text{C Interrupt.}$					
		$1 = \text{Enable I}^2 \text{C Interrupt.}$					
		I <sup>2</sup> C Core Enable					
[0]	I 2C_EN	$0 = \text{Disable I}^2 \text{C}$ core, serial bus outputs are controlled by SDW/SCW.					
		1 = Enable $I^2C$ core, serial bus outputs are controlled by $I^2C$ core.					
		Publication Release Date: Jun. 18, 201 588 Revision: A					



#### Pre-scale Register (DIVIDER)

Register	Offset	R/W/C	Description	Reset Value
DIVIDER	0XB800_6x04	R/W	Clock Pre-scale Register	0x0000_0000
			XCA P	

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DIVIDER[15:8]							
7	6	5	4	3	2	1	0
DIVIDER[7:0]							
							20

Bits	Descriptions	
[15:0]	DIVIDER	Clock Pre-scale Register It is used to pre-scale the SCL clock line. Due to the structure of the I <sup>2</sup> C interface, the core uses a 5*SCL clock internally. The pre-scale register must be programmed to this 5*SCL frequency (minus 1). Change the value of the pre-scale register only when the "I2C_EN" bit is cleared. Example: pclk = 32MHz, desired SCL = 100KHz $prescale = \frac{32 MHz}{5*100 KHz} - 1 = 63 (dec) = 3F (hex)$





#### **Command Register (CMDR)**

Register	Offset	R/W/C	Description	Reset Value
CMDR	0XB800_6x08	R/W	Command Register	0x0000_0000
			XCA P M	

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			Rese	erved		10/2	2		
7	6	5	4	3	2	1	0		
	Reserved		START	STOP	READ	WRITE	АСК		

**NOTE:** Software can write this register only when I2C\_EN = 1.

Bits	Descriptions	
[4]	START	Generate Start Condition Generate (repeated) start condition on I <sup>2</sup> C bus.
[3]	STOP	Generate Stop Condition Generate stop condition on I <sup>2</sup> C bus.
[2]	READ	Read Data From Slave Retrieve data from slave.
[1]	WRITE	Write Data To Slave Transmit data to slave.
[0]	АСК	Send Acknowledge To Slave When I <sup>2</sup> C behaves as a receiver, sent ACK (ACK = $0'$ ) or NACK (ACK = $1'$ ) to slave.

NOTE: The START, STOP, READ and WRITE bits are cleared automatically while transfer finished. READ and WRITE cannot be set concurrently.



#### Software Mode Register (SWR)

Register	Register Offset R/W/C		Description	Reset Value
SWR	0XB800_6x0C	R/W	Software Mode Control Register	0x0000_003F

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Rese	erved		100	No.			
7	6	5	4	3	2	1	0			
Rese	rved	SER	SDR	SCR	SEW	SDW	SCW			

**NOTE:** This register is used as software mode of I<sup>2</sup>C. Software can read/write this register no matter I2C\_EN is 0 or 1. But SCL and SDA are controlled by software only when I2C\_EN = 0.

Bits	Descriptions	
[5]	SER	Serial Interface SDO Status (Read only) 0 = SDO is Low. 1 = SDO is High.
[4]	SDR	Serial Interface SDA Status (Read only) 0 = SDA is Low. 1 = SDA is High.
[3]	SCR	Serial Interface SCK Status (Read only) 0 = SCL is Low. 1 = SCL is High.
[2]	SEW	Serial Interface SDO Output Control 0 = SDO pin is driven Low. 1 = SDO pin is tri-state.
[1]	SDW	Serial Interface SDA Output Control 0 = SDA pin is driven Low. 1 = SDA pin is tri-state.
[0]	scw	Serial Interface SCK Output Control 0 = SCL pin is driven Low. 1 = SCL pin is tri-state.
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Publication Release Date: Jun. 18, 2010 591 Revision: A4



#### Data Receive Register (RxR)

						11 m - 1950				
Registe	er	Offs	et	R/W/C	Description			Reset Value		
RxR		OXE	3800_6x10	R	Data Receive	Register		0x0000_000		
						X	A M			
	31		30	29	28	27	26	25	24	
	Reserved									
	23		22	21	20	19	18	17	16	

			Rese	erved	Sil	S Co.				
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
	Rx[7:0]									
						3	S (0)			

Bits	Descriptions	
		Data Receive Register
[7:0]	Rx	The last byte received via $I^2C$ bus will put on this register. The $I^2C$ core only used 8-bit receive buffer.





## Data Transmit Register (TxR)

Regist	ter	Offs	et	R/W/C	Description				Reset Value	
TxR		0XE	3800_6x14	R/W	Data Transmi	t Register	N.		0x0000_0000	
							N. Car			
	31		30	29	28	27	26	25	24	
	Tx[31:24]									
	23		22	21	20	19	18	17	16	
					Tx[2	3:16]	Sil	5 165		
	15		14	13	12	11	10	9	8	
	Tx[15:8]									
	7		6	5	4	3	2	1	0	
					Tx[	7:0]		0	5	

	Descriptions					
		Data Transmit Register				
		The I <sup>2</sup> C core used 32-bit transmit buffer and provide multi-byte transmit function. Set CSR[Tx_NUM] to a value that you want to transmit. I <sup>2</sup> C core will always issue a transfer from the highest byte first. For example, if CSR[Tx_NUM] = 0x3, Tx[31:24] will be transmitted first, then Tx[23:16], and so on.				
[31:0]	Тх	In case of a data transfer, all bits will be treated as data.				
		In case of a slave address transfer, the first 7 bits will be treated as 7-bit address and the LSB represent the R/W bit. In this case,				
		LSB = 1, reading from slave				
		LSB = 0, writing to slave				

### 32-BIT ARM926EJ-S BASED MCU

## 7.22 Universal Serial Interface Controller (USI)

The USI is a synchronous serial interface performs a serial-to-parallel conversion on data characters received from the peripheral, and a parallel-to-serial conversion on data characters received from CPU. This interface can drive up to 2 external peripherals and is seen as the master. It can generate an interrupt signal when data transfer is finished and can be cleared by writing 1 to the interrupt flag. The active level of device/slave select signal can be chosen to low active or high active, which depends on the peripheral it's connected. Writing a divisor into DIVIDER register can program the frequency of serial clock output. This master core contains four 32-bit transmit/receive buffers, and can provide burst mode operation. The maximum bits can be transmitted/received is 32 bits, and can transmit/receive data up to four times successive.

The USI (MICROWIRE/SPI) Master Core includes the following features:

Support MICROWIRE/SPI master mode

Full duplex synchronous serial data transfer

Variable length of transfer word up to 32 bits

Provide burst mode operation, transmit/receive can be executed up to four times in one transfer

MSB or LSB first data transfer

Rx and Tx on both rising and falling edge of serial clock independently

2 slave/device select lines


Fully static synchronous design with one clock domain



### 32-BIT ARM926EJ-S BASED MCU

#### 7.22.1 USI Timing Diagram

The timing diagram of USI is shown as following.



### 32-BIT ARM926EJ-S BASED MCU

### 7.22.2 USI Control Registers Map

	2000 (200		Description	Reset Value					
JSI_BA = 0xB800_6200									
CNTRL	0xB800_6200	R/W	Control and Status Register	0x0000_0004					
DIVIDER	0xB800_6204	R/W	Clock Divider Register	0x0000_0000					
SSR	0xB800_6208	R/W	Slave Select Register	0x0000_0000					
Rx0	0xB800_6210	R	Data Receive Register 0	0x0000_0000					
Rx1	0xB800_6214	R	Data Receive Register 1	0x0000_0000					
Rx2	0xB800_6218	R	Data Receive Register 2	0x0000_0000					
Rx3	0xB800_621C	R	Data Receive Register 3	0x0000_0000					
Tx0	0xB800_6210	W	Data Transmit Register 0	0x0000_0000					
Tx1	0xB800_6214	W	Data Transmit Register 1	0x0000_0000					
Tx2	0xB800_6218	W	Data Transmit Register 2	0x0000_0000					
Tx3	0xB800_621C	W	Data Transmit Register 3	0x0000_0000					

R: read only, W: write only, R/W: both read and write

NOTE 1: When software programs CNTRL, the GO\_BUSY bit should be written last.



#### **Control and Status Register (CNTRL)**

Register	Offset	R/W	Description	Reset Value
CNTRL	0xB800_6200	R/W	Control and Status Register	0x0000_0004
			XCA P M	

31	30	29	28	27	26	25	24
CLK_POL	Reserved						
23	22	21	20	19	18	17	16
Reserved			Silo	IE.	IF		
15	14	13	12	11	10	9	8
SLEEP Reserved			LSB	Tx_	NUM		
7 6 5 4			3	2	1	0	
	Tx_BIT_LEN				Tx_NEG	Rx_NEG	GO_BUSY

Bits	Descriptions	
[31]	CLK_POL	Clock Polarity 0 = Normal polarity. 1 = Reverse polarity.
[17]	IE	Interrupt Enable 0 = Disable USI Interrupt. 1 = Enable USI Interrupt.
[16]	IF	<ul> <li>Interrupt Flag</li> <li>0 = It indicates that the transfer dose not finish yet.</li> <li>1 = It indicates that the transfer is done. The interrupt flag is set if it was enable.</li> <li>NOTE: This bit is read only, but can be cleared by writing 1 to this bit.</li> </ul>
[15:12]	SLEEP	Suspend Interval         These four bits provide the configuration of suspend interval between two successive transmit/receive in a transfer. The default value is 0x0. When CNTRL[Tx_NUM] = 00, setting this field has no effect on transfer. The desired interval is obtained according to the following equation (from the last falling edge of current sclk to the first rising edge of next sclk):         (CNTRL[SLEEP] + 2)*period of SCLK         SLEEP = 0x0 2 SCLK clock cycle



		Send LSB First
[10]	LSB	0 = The <b>MSB</b> is transmitted/received first (which bit in TxX/RxX register that is depends on the Tx_BIT_LEN field in the CNTRL register).
		1 = The <b>LSB</b> is sent first on the line (bit TxX[0]), and the first bit received from the line will be put in the LSB position in the Rx register (bit RxX[0]).
		Transmit/Receive Numbers
		This field specifies how many transmit/receive numbers should be executed in one transfer.
[9:8]	Tx_NUM	00 = Only one transmit/receive will be executed in one transfer.
[3:0]		01 = Two successive transmit/receive will be executed in one transfer.
		10 = Three successive transmit/receive will be executed in one transfer.
		11 = Four successive transmit/receive will be executed in one transfer.
		Transmit Bit Length
		This field specifies how many bits are transmitted in one transmit/receive. Up to 32 bits can be transmitted.
		$Tx\_BIT\_LEN = 0x01 \dots 1$ bit
[7:3]	Tx_BIT_LEN	$Tx_BIT_LEN = 0x02 \dots 2$ bits
		$Tx_BIT_LEN = 0x1f \dots 31$ bits
		$Tx_BIT_LEN = 0x00 \dots 32$ bits
1000		Transmit On Negative Edge
[2]	Tx_NEG	0 = The mw_so_o signal is changed on the <b>rising</b> edge of mw_sclk_o.
2		1 = The mw_so_o signal is changed on the <b>falling</b> edge of mw_sclk_o.
S C	P	Receive On Negative Edge
[1]	Rx_NEG	0 = The mw_si_i signal is latched on the <b>rising</b> edge of mw_sclk_o.
X	N. K.	1 = The mw_si_i signal is latched on the <b>falling</b> edge of mw_sclk_o.
2	G. Fr	Go and Busy Status
	-75-50	0 = Writing 0 to this bit has no effect.
[0]	GO_BUSY	1 = Writing 1 to this bit starts the transfer. This bit remains set during the transfer and is automatically cleared after transfer finished.
		<b>NOTE:</b> All registers should be set before writing 1 to the GO_BUSY bit in the CNTRL register. When a transfer is in progress, writing to any register of the USI master core has no effect.



#### **Divider Register (DIVIDER)**

Register	Offset	R/W	Description	Reset Value
DIVIDER	0xB800_6204	R/W	Clock Divider Register	0x0000_0000
			XCA P 14	

31	30	29	28	27	26	25	24
			Rese	erved	CYL L		
23	22	21	20	19	18	17	16
			Rese	erved	Sil	S Co	
15	14	13	12	11	10	9	8
			DIVIDE	R[15:8]		22 7	
7	6	5	4	3	2	1	0
			DIVIDE	ER[7:0]		Ch	1
						~	20

Bits	Descriptions	
[15:0]	DIVIDER	Clock Divider Register The value in this field is the frequency divider of the system clock pclk to generate the serial clock on the output mw_sclk_o. The desired frequency is obtained according to the following equation: $f_{sclk} = \frac{f_{pclk}}{(DIVIDER+1)*2}$ NOTE: Suggest DIVIDER should be at least 1.





#### Slave Select Register (SSR)

Register	Offset R/W		Description	Reset Value
SSR	0xB800_6208	R/W	Slave Select Register	0x0000_0000
			XCA P 14	

31	30	29	28	27	26	25	24
			Rese	erved	I LE		
23	22	21	20	19	18	17	16
			Rese	erved	50	Co.	
15	14	13	12	11	10	9	8
			Rese	erved		22. 77	
7	6	5	4	3	2	1	0
	Rese	erved		ASS	SS_LVL	SSR	[1:0]

Bits	Descriptions	
		Automatic Slave Select
		0 = If this bit is cleared, slave select signals are asserted and de-asserted by setting and clearing related bits in SSR register.
[3] ASS	ASS	1 = If this bit is set, mw_ss_o signals are generated automatically. It means that device/slave select signal, which is set in SSR register is asserted by the USI controller when transmit/receive is started by setting CNTRL[GO_BUSY], and is de-asserted after every transmit/receive is finished.
		Slave Select Active Level
1352		It defines the active level of device/slave select signal (mw_ss_o).
[2]	SS_LVL	0 = The mw_ss_o slave select signal is active Low.
h		1 = The mw_ss_o slave select signal is active High.
	ない	Slave Select Register If SSR[ASS] bit is cleared, writing 1 to any bit location of this field sets the proper mw_ss_o line to an active state and writing 0 sets the line back to inactive state.
[1:0]	SSR	If SSR[ASS] bit is set, writing 1 to any bit location of this field will select appropriate mw_ss_o line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. (The active level of mw_ss_o is specified in SSR[SS_LVL]).
	19	NOTE: This interface can only drive one device/slave at a given time. Therefore, the SSR of the selected device must be set to its active level before starting any read or write transfer.

# nuvoton

### 32-BIT ARM926EJ-S BASED MCU

Data Receive Register 0 (Rx0)

Data Receive Register 1 (Rx1)

Data Receive Register 2 (Rx2)

Data Receive Register 3 (Rx3)

Register	Offset	R/W	Description	Reset Value
Rx0	0xB800_6210	R	Data Receive Register 0	0x0000_0000
Rx1	0xB800_6214	R	Data Receive Register 1	0x0000_0000
Rx2	0xB800_6218	R	Data Receive Register 2	0x0000_0000
Rx3	0xB800_621C	R	Data Receive Register 3	0x0000_0000
				ZU (0)

31	30	29	28	27	26	25	24
	Rx[31:24]						
23	22	21	20	19	18	17	16
	Rx[23:16]						
15	14	13	12	11	10	9	8
	Rx[15:8]						
7 6 5 4 3 2 1 0							
			Rx[	7:0]			

Bits	Descriptions						
100		Data Receive Register					
[31:0]	Rx	The Data Receive Registers hold the value of received data of the last executed transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if CNTRL[Tx_BIT_LEN] is set to 0x08 and CNTRL[Tx_NUM] is set to 0x0, bit Rx0[7:0] holds the received data.					
Ľ.	the second	NOTE: The Data Receive Registers are read only registers. A Write to the registers will actually modify the Data Transmit Registers because those registers share the same FFs.					
		Publication Release Date: Jun. 18, 2010					

### 32-BIT ARM926EJ-S BASED MCU

Data Transmit Register 0 (Tx0)

Data Transmit Register 1 (Tx1)

Data Transmit Register 2 (Tx2)

Data Transmit Register 3 (Tx3)

Register	Offset	R/W	Description	Reset Value
Tx0	0xB800_6210	W	Data Transmit Register 0	0x0000_0000
Tx1	0xB800_6214	W	Data Transmit Register 1	0x0000_0000
Tx2	0xB800_6218	W	Data Transmit Register 2	0x0000_0000
Tx3	0xB800_621C	W	Data Transmit Register 3	0x0000_0000
				ZO (0)

31	30	29	28	27	26	25	24		
•••	Tx[31:24]								
23	22	21	20	_ 19	18	17	16		
	Tx[23:16]								
15	14	13	12	11	10	9	8		
	Tx[15:8]								
7	6	5	4	3	2	1	0		
Tx[7:0]									

Bits	Descriptions	
[31:0]	Тх	<ul> <li>Data Transmit Register</li> <li>The Data Transmit Registers hold the data to be transmitted in the next transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if CNTRL[Tx_BIT_LEN] is set to 0x08 and the CNTRL[Tx_NUM] is set to 0x0, the bit Tx0[7:0] will be transmitted in next transfer. If CNTRL[Tx_BIT_LEN] is set to 0x00 and CNTRL[Tx_NUM] is set to 0x3, the core will perform four 32-bit transmit/receive successive using the same setting (the order is Tx0[31:0], Tx1[31:0], Tx2[31:0], Tx3[31:0]).</li> <li>NOTE: The RxX and TxX registers share the same flip-flops, which mean that what is received from the input data line in one transfer will be transmitted on the output data line in the next transfer if no write access</li> </ul>
		to the TxX register is executed between the transfers. Publication Release Date: Jun. 18, 2010 602 Revision: A4

### 32-BIT ARM926EJ-S BASED MCU

### 7.23 Pulse Width Modulation (PWM)

This Controller includes 4 channels PWM Timers. They can be divided into two groups. Each group has 1 Prescalar, 1 clock divider, 2 clock selectors, 2 16-bit counters, 2 16-bit comparators, 1 Dead-Zone generator. They are all driven by APB system clock in chip. Each channel can be used as a timer and issue interrupt independently.

Two channels PWM Timers in one group share the same pre-scalar. Clock divider provides each channel with 5 clock sources (1, 1/2, 1/4, 1/8, 1/16). Each channel receives its own clock signal from clock divider which receives clock from 8-bit pre-scalar. The 16-bit counter in each channel receive clock signal from clock selector and can be used to handle one PWM period. The 16-bit comparator compares number in counter with threshold number in register loaded previously to generate PWM duty cycle. The clock signal from clock divider is called PWM clock. Dead-Zone generator utilize PWM clock as clock source. Once Dead-Zone generator is enabled, output of two PWM timers in one group is blocked. Two output pin are all used as Dead-Zone generator output signal to control off-chip power device.

To prevent PWM driving output pin with unsteady waveform, 16-bit counter and 16-bit comparator are implemented with double buffering feature. User can feel free to write data to counter buffer register and comparator buffer register without generating glitch. When 16-bit down counter reaches zero, the interrupt request is generated to inform CPU that time is up. When counter reaches zero, if counter is set as toggle mode, it is reloaded automatically and start to generate next cycle. User can set counter as one-shot mode instead of toggle mode. If counter is set as one-shot mode, counter will stop and generate one interrupt request when it reaches zero. The value of comparator is used for pulse width modulation. The counter control logic changes the output level when down-counter value matches the value of compare register.


#### The PWM Timer features are shown as below:

- Two 8-bit pre-scalars and two clock dividers
- Four clock selectors
- Four 16-bit counters and four 16-bit comparators
- Two Dead-Zone generator



#### 7.23.1 Basic Timer Operation

**Basic Timer operation** 




#### 7.23.2 PWM Double Buffering and Reload Automatically

The PWM Timers have a double buffering function, enabling the reload value changed for next timer operation without stopping current timer operation. Although new timer value is set, current timer operation still operate successfully.

The counter value can be written into PWM\_CNR0, PWM\_CNR1, PWM\_CNR2, PWM\_CNR3 and current counter value can be read from PWM\_PDR0, PWM\_PDR1, PWM\_PDR2, PWM\_PDR3.

The auto-reload operation copies from PWM\_CNR0, PWM\_CNR1, PWM\_CNR2, PWM\_CNR3 to down-counter when down-counter reaches zero. If PWM\_CNR0~3 are set as zero, counter will be halt when counter count to zero. If auto-reload bit is set as zero, counter will be stopped immediately.








### 32-BIT ARM926EJ-S BASED MCU

#### 7.23.3 Modulate Duty Ratio


The double buffering function allows PWM\_CMR written at any point in current cycle. The loaded value will take effect from next cycle.



Modulate PWM controller ouput duty ratio(PWM\_CNR = 150)

### 7.23.4 Dead Zone Generator

The PWM Controller is implemented with Dead Zone generator. They are built for power device protection. This function enables generation of a programmable time gap at the rising of PWM output waveform. User can program PWM\_PPR [31:24] and PWM\_PPR [23:16] to determine the Dead Zone interval.



### 32-BIT ARM926EJ-S BASED MCU

#### 7.23.5 PWM Timer Start Procedure

- 1. Setup clock selector (PWM\_CSR)
- 2. Setup pre-scalar & dead zone interval (PWM\_PPR)
- Setup inverter on/off, dead zone generator on/off, toggle mode /one-shot mode, and PWM Timer off. (PWM\_PCR)
- 4. Setup comparator register (PWM\_CMR)
- 5. Setup counter register (PWM\_CNR)
- 6. Setup interrupt enable register (PWM\_PIER)
- 7. Enable PWM Timer (PWM\_PCR)

#### 7.23.6 PWM Timer Stop Procedure

**Method 1**: Set 16-bit down counter (PWM\_CNR) as 0, and monitor PWM\_PDR. When PWM\_PDR reaches to 0, disable PWM Timer (PWM\_PCR). (Recommended)

Method 2: Set 16-bit down counter (PWM\_CNR) as 0. When interrupt request happen, disable PWM Timer (PWM\_PCR). (Recommended)

Method 3: Disable PWM Timer directly (PWM\_PCR). (Not recommended)

#### 7.23.7 PWM Register Map

Register	Address	R/W	Description	Reset value
PPR	0xB800_7000	R/W	PWM Pre-scale Register 0	0000_0000
CSR	0xB800_7004	R/W	PWM Clock Select Register	0000_0000
PCR	0xB800_7008	R/W	PWM Control Register	0000_0000
CNRO	0xB800_700C	R/W	PWM Counter Register 0	0000_0000
CMRO	0xB800_7010	R/W	PWM Comparator Register 0	0000_0000
PDRO	0xB800_7014	R	PWM Data Register 0	0000_0000
CNR1	0xB800_7018	R/W	PWM Counter Register 1	0000_0000
CMR1	0xB800_701C	R/W	PWM Comparator Register 1	0000_0000
PDR1	0xB800_7020	R	PWM Data Register 1	0000_0000
CNR2	0xB800_7024	R/W	PWM Counter Register 2	0000_0000
CMR2	0xB800_7028	R/W	PWM Comparator Register 2	0000_0000
PDR2	0xB800_702C	R	PWM Data Register 2	0000_0000
CNR3	0xB800_7030	R/W	PWM Counter Register 3	0000_0000
CMR3	0xB800_7034	R/W	PWM Comparator Register 3	0000_0000

### 32-BIT ARM926EJ-S BASED MCU

PDR3	0xB800_7038	R	PWM Data Register 3	0000_0000
PIER	0xB800_703C	R/W	PWM Timer Interrupt Enable Register	0000_0000
PHR	0xB800_7040	R/C	PWM Timer Interrupt Identification Register	0000_0000





#### **PWM Pre-Scale Register (PPR)**

Register	Offset	R/W	Description	Reset Value
PPR	0xB800_7000	R/W	PWM Pre-scale Register	0x0000_0000

					Star Inter			
31	30	29	28	27	26	25	24	
DZL1								
23	22	21	20	19	18	17	16	
	DZLO							
15	14	13	12	11	10	9	8	
			Pre-So	cale23		Sel	20	
7	6	5	4	3	2	1	0	
	Pre-Scale01							
			Pre-So	cale01		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	2 (0)	

Bits	Descriptions						
[31:24]	DZL1	Dead Zone Length Register 1. Inserted data range: 255~0. (Unit : One PWM clock cycle) If DZL1=0, then Dead zone length = 0					
[23:16]	DZLO	Dead Zone Length Register 0. Inserted data range: 255~0. (Unit : One PWM clock cycle) If DZL0=0, then Dead zone length = 0					
		Pre-scale register for Channel 2 & 3.					
[15:8]	Pre-Scale23	Pre-scale output clock frequency = PCLK / (pre-scale23 + 1)					
		If PPR=0, then the pre-scale output clock will be stopped.					
[7:0]	Pre-Scale01	Pre-scale register for Channel 0 & 1. Pre-scale output clock frequency = PCLK / (pre-scale01 + 1)					
S.	Ni.	If PPR=0, then the pre-scale output clock will be stopped.					
		Publication Release Date: Jun. 18, 2010 609 Revision: A4					



#### **PWM Clock Selector Register (CSR)**

Register	Offset	R/W	Description	Reset Value
CSR	0xB800_7004	R/W	PWM Clock Selector Register (CSR)	0x0000_0000
			100 201	

30	29	28	27	26	25	24
		Rese	erved	"Un	$\langle \rangle$	
22	21	20	19	18	17	16
Reserved						
14	13	12	11	10	9	8
	CH3		Reserved		CH2	2)
6	5	4	3	2	1	0
	CH1		Reserved		СНО	20
	22 14	22 21 14 13 CH3 6 5	Rese           22         21         20           Rese           14         13         12           CH3           6         5         4	Reserved           22         21         20         19           Reserved           14         13         12         11           CH3         Reserved           6         5         4         3	Reserved           22         21         20         19         18           Reserved           14         13         12         11         10           CH3         Reserved         11         10           6         5         4         3         2	Reserved         22       21       20       19       18       17         Reserved         14       13       12       11       10       9         CH3       Reserved       CH2         6       5       4       3       2       1

Bits	Descriptions							
			Channel 3 Clock Source Selection Select PWM clock source for PWM timer channel 3					
		CH3[14:12]	Pre-scale C	utput Divide by				
[14.10]	0112	100		1				
[14:12]	СНЗ	011		16				
		010		8				
		001		4				
		000		2				
[10:8]	CH2	Channel 2 Clock S Select PWM clock so (Table is the same	ource for PWM					
[6:4]	CH1	Channel 1 Clock Source Selection Select PWM clock source for PWM timer channel 1 (Table is the same as CH3)						
[2:0]	СНО	Channel O Clock S Select PWM clock so (Table is the same	ource for PWM					
			610	Publication Relea	ase Date: Jun. 18, 2010 Revision: A4			



IN CON

#### **PWM Control Register (PCR)**

Register	Offset	R/W	Description	Reset Value
PCR	0xB800_7008	R/W	PWM Control Register (PCR)	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved				CH3MOD	CH3INV	Reserved	<b>CH3EN</b>	
15	14	13	12	11	10	9	8	
CH2MOD	CH2INV	Reserved	CH2EN	CH1MOD	CH1INV	Reserved	CH1EN	
7	6	5	4	3	2	1	0	
Reserved		DZ1EN	DZOEN	CHOMOD	CHOINV	Reserved	CHOEN	
						0	20 20	

Bits	Descriptions	
[19]	CH3MOD	Channel 3 Toggle/One-Shot Mode 1: Toggle Mode 0: One-Shot Mode
[18]	CH3INV	Channel 3 Inverter ON/OFF 1: Inverter ON 0: Inverter OFF
[16]	CH3EN	Channel 3 Enable/Disable 1: Enable 0: Disable
[15]	CH2MOD	Channel 2 Toggle/One-Shot Mode 1: Toggle Mode 0: One-Shot Mode
[14]	CH2INV	Channel 2 Inverter ON/OFF 1: Inverter ON 0: Inverter OFF
[12]	CH2EN	Channel 2 Enable/Disable 1: Enable 0: Disable
[11]	CH1MOD	Channel 1 Toggle/One-Shot Mode 1: Toggle Mode 0: One-Shot Mode
[10]	CH1INV	Channel 1 Inverter ON/OFF 1: Inverter ON 0: Inverter OFF
[8]	CH1EN	Channel 1 Enable/Disable 1: Enable



		0: Disable		
[5]	DZ1EN	Dead-Zone 1 Generator Enable/Disable 1: Enable 0: Disable		
[4]	DZOEN	Dead-Zone 0 Generator Enable/Disable 1: Enable 0: Disable		
[3]	CHOMOD	Channel O Toggle/One-Shot Mode 1: Toggle Mode 0: One-Shot Mode		
[2]	CHOINV	Channel O Inverter ON/OFF 1: Inverter ON 0: Inverter OFF		
[0]	CHOEN	Channel O Enable/Disable 1: Enable 0: Disable		



### 32-BIT ARM926EJ-S BASED MCU

#### PWM Counter Register 3-0 (CNR3-0)

Register	Offset	R/W	Description	Reset Value
CNRO	0xB800_700C	R/W	PWM Counter Register 0	0x0000_0000
CNR1	0xB800_7018	R/W	PWM Counter Register 1	0x0000_0000
CNR2	0xB800_7024	R/W	PWM Counter Register 2	0x0000_0000
CNR3	0xB800_7030	R/W	PWM Counter Register 3	0x0000_0000

					1	A A A A A A A A A A A A A A A A A A A	N
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
			CN	NR			Ch.
7	6	5	4	3	2	1	0
CNR							

Bits	Descriptions			
		<b>PWM Counter/Timer Loaded Value</b> Inserted data range : 65535~0 (Unit : 1 PWM clock cycle)		
[15:0]	CNR	Note 1: One PWM cycle width = $CNR + 1$ .		
参		If CNR equal zero, PWM counter/timer will be stopped. Note 2: Programmer can feel free to write a data to CNR at any time, and it will take effect in next cycle.		
		Publication Release Date: Jun. 18, 2010 613 Revision: A4		

### 32-BIT ARM926EJ-S BASED MCU

#### PWM Comparator Register 3-0 (CMR3-0)

Register	Offset	R/W	Description	Reset Value
CMRO	0xB800_7010	R/W	PWM Comparator Register 0	0x0000_0000
CMR1	0xB800_701C	R/W	PWM Comparator Register 1	0x0000_0000
CMR2	0xB800_7028	R/W	PWM Comparator Register 2	0x0000_0000
CMR3	0xB800_7034	R/W	PWM Comparator Register 3	0x0000_0000

						A A A A A A A A A A A A A A A A A A A	N
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
			Rese	erved		- 7.	0 6
15	14	13	12	11	10	9	8
			CN	/IR			"A
7	6	5	4	3	2	1	0
			CI	/IR			

Bits	Descriptions	
[15:0]	CMR	PWM Comparator Register Inserted data range : 65535~0 (Unit : 1 PWM clock cycle) Assumption : PWM output initial : high CMR >= CNR : PWM output is always high CMR < CNR : PWM output high => (CMR + 1) unit CMR = 0 : PWM output high => 1 unit
A A A	Ay in	
		Publication Release Date: Jun. 18, 2010 614 Revision: A4



#### PWM Data Register 3-0 (PDR 3-0)

Register	Offset	R/W	Description	Reset Value
PDR0	0xB800_7014	R	PWM Data Register 0	0x0000_0000
PDR1	0xB800_7020	R	PWM Data Register 1	0x0000_0000
PDR2	0xB800_702C	R	PWM Data Register 2	0x0000_0000
PDR3	0xB800_7038	R	PWM Data Register 3	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			P	DR			20	
7	6	5	4	3	2	1	0	
PDR								

Bits	Descriptions				
[15:0]	PDR	<b>PWM Data Register</b> PDR means the PWM	counter nu	mber.	
No.					
			615	Publication Release Date: Jun.	18, 2010 ision: A4
			010		



#### **PWM Interrupt Enable Register (PIER)**

Register	Offset	R/W	Description	Reset Value
PIER	0xB800_703C	R/W	PWM Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	erved		0	Sof a		
7	6	5	4	3	2	1	0		
	Rese	erved		PIER3	PIER2	PIER1	PIERO		

Bits	Descriptions	
[3]	PIER3	PWM Timer Channel 3 Interrupt Enable 1: Enable 0: Disable
[2]	PIER2	PWM Timer Channel 2 Interrupt Enable 1: Enable 0: Disable
[1]	PIER1	PWM Timer Channel 1 Interrupt Enable 1: Enable 0: Disable
[0]	PIERO	PWM Timer Channel 0 Interrupt Enable 1: Enable 0: Disable
- K	S. The S	0: Disable
		Publication Release Date: Jun. 18, 2010 616 Revision: A4



#### **PWM Interrupt Indication Register (PIIR)**

Register	Offset	R/W	Description	Reset Value
PIIR	0xB800_7040	R/W	PWM Interrupt Indication Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			Rese	erved		6	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
	Rese	erved		PIIR3	PIIR2	PIIR1	PIIRO			

Bits	Descriptions	
[3]	PIIR3	PWM Timer Channel 3 Interrupt Flag 1: Interrupt Flag ON 0: Interrupt Flag OFF
[2]	PIIR2	PWM Timer Channel 2 Interrupt Flag 1: Interrupt Flag ON 0: Interrupt Flag OFF
[1]	PIIR1	PWM Timer Channel 1 Interrupt Flag 1: Interrupt Flag ON 0: Interrupt Flag OFF
[0]	PHRO	PWM Timer Channel 0 Interrupt Flag 1: Interrupt Flag ON 0: Interrupt Flag OFF
Note: Us	ser can clear each	n interrupt flag by writing a zero to corresponding bit in PIIR
		Publication Release Date: Jun. 18, 2010 617 Revision: A4

### 32-BIT ARM926EJ-S BASED MCU

#### 7.24 **Keypad Interface (KPI)**


The Keypad Interface (KPI) is an APB slave with 4-row scan output and 8-column scan input. KPI scans an array up to 16x8 with an external 4 to 16 decoder. It can also be programmed to scan 8x8 or 4x8 key array. If the 4x8 array is selected then external decoder is not necessary because the scan signals are driven by chip itself. Any 1 or 2 keys in the array that pressed are de-bounced and encoded. If more than 2 keys are pressed, only the keys or apparent keys in the array with the lowest address will be decoded.

The KPI supports 2-keys scan interrupt and specified 3-keys interrupt or chip reset. If the 3 pressed keys matches with the 3 keys defined in KPI3KCONF, it will generate an interrupt or chip reset to nWDOG reset output depend on the ENRST setting. The interrupt is generated whenever the scanner detects a key is pressed and then after the key is released. The interrupt conditions are 1 key, or 2 keys and no keys.

This chip provides two keypad connecting interface. One is allocated in GPIOC interface, the other is in GPIOI interface. Software should set KPSEL bit in KPICONF register to decide which interface is used as keypad connection port.

The keypad interface has the following features:

- maximum 16x8 array with an external 4 to 16 decoder
- programmable de-bounce time
- low-power wakeup function supported only for 4x8 array
- programmable three-key reset





### 7.24.1 Keypad Interface Register Map

Register	Address	R/W	Description	Reset Value
$KPI_BA = 0x$	B800_8000		Yo Maria	
KPICONF	0xB800_8000	R/W	Keypad controller configuration Register	0x0000_0000
<b>KPI3KCONF</b>	0xB800_8004	R/W	Keypad controller 3-keys configuration register	0x0000_0000
KPILPCONF	0xB800_8008	R/W	Keypad controller low power configuration register	0x0000_0000
<b>KPISTATUS</b>	0xB800_800C	R	Keypad controller status register	0x0000_0000





#### Keypad Controller Configuration Register (KPI\_CONF)

KPICONF       0xB800_8000       R/W       Keypad configuration register       0x000_000         31       30       29       28       27       26       25       24         RESERVED         23       22       21       20       19       18       17       16         RESERVED       KPSEL       ENKP       KSIZE         15       14       13       12       11       10       9       8         DBTC	Register	Addı	ress	R/W	Description	30	Res	set Value
RESERVED         RESERVED           23         22         21         20         19         18         17         16           RESERVED         KPSEL         ENKP         KSIZE           15         14         13         12         11         10         9         8           DBTC           7         6         5         4         3         2         1         0	KPICONF	0xB800	_8000	R/W	Keypad configur	ation registe	r 0x0	000_0000
RESERVED         RESERVED           23         22         21         20         19         18         17         16           RESERVED         KPSEL         ENKP         KSIZE           15         14         13         12         11         10         9         8           DBTC           7         6         5         4         3         2         1         0					20	A Ste		
23         22         21         20         19         18         17         16           RESERVED         KPSEL         ENKP         KSIZE           15         14         13         12         11         10         9         8           DBTC           7         6         5         4         3         2         1         0	31	30	29	28	27	26	25	24
RESERVED         KPSEL         ENKP         KSIZE           15         14         13         12         11         10         9         8           DBTC           7         6         5         4         3         2         1         0				RE	SERVED	J CON		
15     14     13     12     11     10     9     8       DBTC       7     6     5     4     3     2     1     0	23	22	21	20	19	18	17	16
DBTC           7         6         5         4         3         2         1         0		RESERV	ED		KPSEL	ENKP	KSI	ZE
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8
					DBTC	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	a 15	
DDESCALE	7	6	5	4	3	2	1	0
PRESCALE				PR	ESCALE		100	22

Bits	Descriptions	
[19]	KPSEL	<pre>Keypad Select This chip provides two interfaces for keypad function. Software should set this bit to select which interface is used to connect keypad matrix. 1 = GPIOI is used as keypad interface 0 = GPIOC is used as keypad interface</pre>
[18]	ENKP	<b>Keypad Scan Enable</b> Setting this bit high enable the key scan function. 1 = Enable keypad scan 0 = Disable keypad scan
[17:16]	KSIZE	Key Array Size           KSIZE         Key array size           00         4x8, 3x8, 2x8, 1x8           01         8x8, 7x8, 6x8, 5x8           1x         16x8, 15x8, 14x8, 13x8, 12x8, 11x8, 10x8, 9x8
[15:8]	DBTC	<b>De-bounce Terminal Count</b> De-bounce counter counts the number of consecutive scans that decoded the same keys. When de-bounce counter is equal to terminal counter, it will generate a key scan interrupt.
[7:0]	PRESCALE	<b>Row Scan Cycle Pre-scale Value</b> This value is used to pre-scale row scan cycle. The pre-scale counter is clocked by 0.9375MHz clock. Key array scan time = $1.067$ us x <b>PRESCALE</b> x16 ROWS Example scan time for PRESCALE = $0$ xFA Scan time = $1.067$ us x 250 x16 = $4.268$ ms If de-bounce terminal count = $0$ x05, key detection interrupt is fired in approximately 21.34ms. The array scan time can range from 17.07us to 1.118 sec.



#### Keypad Controller 3-keys configuration Register (KPI3KCONF)

Reset Value	ription	Description			Ad	Register
0x0000_0000	guration register	Three-key con	W/R	00_8004	- 0xB8	KPI3KCONF
	10 0					
24	26 25	27	28	29	30	31
ENRST	EN3					
16	18 17	19	20	21	22	23
C	K32		2R	K3		RESERVED
8	10 9	11	12	13	14	15
	K31			RESERVED		
0	2 1	3	4	5	6	7
	K30		RESERVED			
2		3	OR 4	-	6	7 RESERVED

Bits	Descriptions						
[25]	EN3KY		Enable Three-keys Detection Setting this bit enables hardware to detect 3 keys specified by software				
		Enable The Setting this		e <b>set</b> hardware reset when three-key is dete	ected		
[24]	ENRST	EN3KY	ENRST	Function			
		0	Х	Three-key function is disable			
		1	0	Generate three-key interrupt			
		1	1	Hardware reset by three-key-reset			
[22:19]	K32R	The #3 Ke	y Row Ad	dress			
[18:16]	K32C	The #3 Ke	y Column	Address			
[14:11]	K31R	The #2 Ke	y Row Ad	dress			
[10:8]	K31C	The #2 Ke	y Column	Address			
[6:3]	K30R	The #1 Ke	y Row Ad	dress			
[2:0]	K30C	The #1 Ke	y Column	Address			
				Publication Release D 621	ate: Jun. 18, 2010 Revision: A4		



### Keypad Interface Low Power Mode Configuration Register (KPILPCONF)

Register	Address		R/W	Desc	ription	Re	set Value
KPILPCO	- 0xB8	0xB800_8008		0xB800_8008 W/R Low power configuration register		ter 0x0	0000_0000
31	30	29	28	27	26	25	24
			R	ESERVED	522 50	×	
23	22	21	20	19	18	17	16
			RESERV	/ED	Silo	Ca	WAKE
15	14	13	12	11	10	9	8
			LI	PWCEN	6	2 62	
7	6	5	4	3	2	1	0
	RESER	VED			LPWF	2402	12

Bits	Descriptions	
[16]	WAKE	Lower Power Wakeup Enable Setting this bit enables low power wakeup 1 = Wakeup enable 0 = Not enable
[15:8]	LPWCEN	Low Power Wakeup Column Enable Enable column[7:0] low power wakeup
[3:0]	LPWR	Low Power Wakeup Row Address Define the row address keys used to wakeup




#### Key Pad Interface Status Register (KPISTATUS)

Register	Add	Address		Descr	ription	ption Reset Value	
KPISTATUS	0xB800	)_800C	R/O	key pad status r	egister	0x0	000_0000
				N/S	NY NY		
31	30	29	28	27	26	25	24
			RE	SERVED	200		
23	22	21	20	19	18	17	16
		INT	3 K R	ST PDWAKE	<b>3KEY</b>	2KEY	1KEY
15	14	13	12	11	10	9	8
RESERVED		KEY	′1R	KEY1C			
7	6	5	4	3	2	1	0
RESERVED		KEY	'OR	1.2	KEYOC	15.1	

Bits	Descriptions	
[21]	INT	Key Interrupt This bit indicates the key scan interrupt is active and that one or two keys have changed status.
[20]	3KRST	<b>3-Keys Reset Flag</b> This bit will be set after 3-keys reset occur. 1 = 3 keys reset 0 = Not reset
[19]	PDWAKE	Power Down Wakeup Flag This flag indicates the chip is wakeup from power down by keypad 1 = Wakeup up by keypad 0 = Not wakeup
[17]	2KEY	<b>Double-key Press</b> This bit indicates that 2 keys have been detected.
[16]	1KEY	Single-key Press This bit indicates that 1 key has been detected.
[14:11]	KEY1R	KEY1 Row Address This value indicates key1 row address
[10:8]	KEY1C	KEY1 Column Address This value indicates key1 column address
[6:3]	KEYOR	KEYO Row Address This value indicates key0 row address
[2:0]	KEYOC	KEYO Column Address This value indicates key0 column address.
		Publication Release Date: Jun. 18, 201 623 Revision: A



## 7.24.2 Timing Diagram



16x8 Keypad Scan Timing Diagram

Publication Release Date: Jun. 18, 2010 Revision: A4

### 32-BIT ARM926EJ-S BASED MCU

### 7.25 PS2 Host Interface Controller

The PS2 host controller interface is an APB slave consisted of PS2 protocol. It is used to connect to the keyboard or other device through PS2 interface. For example, the keyboard will sends scan codes to the host controller when the key is pressed or released. Besides Scan codes, commands can also be sent to the keyboard from host.

#### 7.25.1 PS2 Host Controller Interface Register Map

Register	er Address R/W		Description	Reset Value				
PS2 Port0 : PS2	PS2 Port0 : PS2_BA = 0xB800_9000							
PS2 Port1 : PS2_BA = 0xB800_9100								
PS2CMD	0xB800_9x00	R/W	PS2 Host Controller Command Register	0x0000_0000				
PS2STS	0xB800_9x04	R/W	PS2 Host Controller Status Register	0x0000_0000				
PS2SCANCODE	0xB800_9x08	RO	PS2 Host Controller Rx Scan Code Register	0x0000_0000				
<b>PS2ASCII</b> 0xB800_9x0C		RO	PS2 Host Controller Rx ASCII Code	0x0000_0000				
			Register	all a				





#### PS2 Host Controller Command Register (PS2CMD)

				14	Alla Alla				
Register	Addre	ess	R/W	Descr	Description			eset Value	
PS2CMD	0xB800_9	x00	R/W	Comm	nand register	15	0x	0000_0000	
31	30	29		28	27	26	25	24	
RESERVED									
23	22	21		20	19	18	17	16	
				RESE	RVED	Car V	2)_		
15	14	13		12	11	10	9	8	
	RESERVED		D\	NAIT	RXROFF	RXEOFF	TRAP_SHIFT	EnCMD	
7	6	5		4	3	2	1	0	
				PS2	CMD	1274	29. (0).	S	
							11 al	2.2.1	

Bits	Descriptions	
[12]	DWAIT	<b>DATA Line Waiting Mode Register</b> 1: To control the Data line pull low to wait the host read complete at receiving 0: Normal mode; For PS2 bar-code device, this bit is suggested to be 1.
[11]	RXROFF	<ul> <li>Receive Released Key Checking OFF Register</li> <li>1: Do not checking receive released key (0xF0), the interrupt will occur for the released key (0xF0) when this bit is set.</li> <li>0: Checking receive released key (0xF0), and no interrupt, ASCII and SCAN code for the released key when this bit is clear.</li> <li>This bit is clear by default. For PS2 mouse device, this bit must set to 1.</li> </ul>
[10]	RXEOFF	<ul> <li>Receive Extended Key Checking OFF Register</li> <li>1: Do not checking receive extended key (0xE0), the interrupt will occur for the extended key (0xE0) when this bit is set.</li> <li>0: Checking receive extended key (0xE0), and no interrupt, ASCII and SCAN code for the released key when this bit is clear.</li> <li>This bit is clear by default. For PS2 mouse device, this bit must set to 1.</li> </ul>
[9]	TRAP_SHIFT	<b>Trap Shift Key Output to Scan Code Register</b> If the shift key scan code (0x12 Or 0x59) is received by host, software can indicate host whether to update to scan code register or not. No ASCII or SCAN codes will be reported for the shift keys if this bit is set. In this condition, host will only report the shift keys at the Rx_shift_key bit of Status register and no interrupt will occur for the shift keys. This is useful for those who wish to use the ASCII data stream and don't want to "manually" filter out the shift key codes. This bit is clear by default. For PS2 mouse device, this bit must clear to 0.
[8]	EnCMD	<b>Enable write PS2 Host Controller Commands</b> This bit enables the write function of Host controller command to device. Set this bit will start the write process of PS2CMD content and hardware will automatically clear this bit while write process is finished.
[7:0]	PS2CMD	PS2 Host Controller Commands

### 32-BIT ARM926EJ-S BASED MCU

This command filed is sent by the Host to the Keyboard. The most common
command would be the setting/resetting of the Status Indicators (i.e. the Num
lock, Caps Lock & Scroll Lock LEDs).





#### **PS2 Host Controller Status Register (PS2STS)**

Register	Addre	ss	R/W	Descri	Description			set Value	
PS2STS	0xB80	)_9x04	R/W	Status	register	100	0x0	0x0000_0000	
		_			XO	N.			
31	30	29		28	27	26	25	24	
RESERVED									
23	22	21		20	19	18	17	16	
				RESER	VED	Carlos	×2).		
15	14	13		12	11	10	9	8	
RESERVED									
7	6	5		4	3	2	1	0	
RESERVED		Tx_err	Tx	_IRQ	RESE	RVED	Rx_2bytes	Rx_IRQ	

Bits	Descriptions	
[5]	Tx_err	Transmit Error Status This bit indicates software that device doesn't response ACK after Host wrote a command to it. This bit is valid when Tx_IRQ is asserted. It will automatically reset after software starts next command writing process. If software writes one to this bit, it also can be clear.
[4]	Tx_IRQ	<b>Transmit Complete Interrupt</b> This bit indicates software that the process of Host controller writing command to device is finished. Software needs to write one to this bit to clear this interrupt.
[1]	Rx_2bytes	<b>Receive 2 Bytes Flag</b> This bit indicates software that Host controller receives two byte data from device. The second data are stored at the high byte of PS2_SCANCODE register. This bit is valid when Rx_IRQ is asserted, and is read only.
[0]	Rx_IRQ	<b>Receive Interrupt</b> This bit indicates software that Host controller receives one byte data from device. This data is stored at PS2_SCANCODE register. Software needs to write one to this bit to clear this interrupt after reading receiving data in Rx_SCAN_CODE register.



#### Address R/W Reset Value Register Description 0xB800 9x08 0x0000 0000 PS2SCANCODE R/W Keypad control Rx Scan Code Register 31 30 28 27 29 26 25 24 RESERVED Rx\_shift\_key2 Rx\_release2 Rx\_extend2 23 22 20 19 21 18 17 16 Rx\_SCAN\_CODE2 10 9 15 14 13 12 11 8 Rx\_shift\_key RESERVED **Rx\_release Rx\_extend** 7 6 5 4 3 2 1 0 **Rx\_SCAN\_CODE** Bits Descriptions Second Receive Shift Key This bit indicates that second left or right shift key on the keyboard is hold. Rx\_shift\_key2 [26] This bit is read only and will clear by host when the release shift key codes are received. Second Receive Released Byte When one key has been released, the keyboard will send F0 (hex) to inform Host controller. This bit indicates software that Host controller [25] Rx\_release2 receives release byte (F0). This bit is read only and will update when host has received next data byte. This bit is valid when the Rx 2bytes flag is active. Second Receive Extend Byte A handful of the keys on keyboard are extended keys and thus require two more scan code. These keys are preceded by an E0 (hex). This bit [24] Rx\_extend2 indicates software that Host controller receives extended byte (E0). This bit is read only and will update when host has received next data byte. This bit is valid when the Rx 2bytes flag is active. **PS2 Host Controller Received the second Data Field** This field stores the original second data content transmitted from device. This filed is valid when Rx\_IRQ is asserted. Note that host will not report Rx\_SCAN\_CODE [23:16] "Extend" or "Release" scan code to this field and not generate interrupt if 2 they are received by host, i.e. 0xE0 and 0xF0. The case of the shift key

#### PS2 Host Controller Rx Scan Code Register (PS2SCANCODE)

codes will be determined by the TRAP\_SHIFT bit of PS2\_CMD register. This byte is valid when the Rx\_2bytes flag is active. **Receive Shift Key** This bit indicates that left or right shift key on the keyboard is hold. This [10] Rx\_shift\_key bit is read only and will clear by host when the release shift key codes are received.



[9]	Rx_release	<b>Receive Released Byte</b> When one key has been released, the keyboard will send F0 (hex) to inform Host controller. This bit indicates software that Host controller receives release byte (F0). This bit is read only and will update when host has received next data byte.
[8]	Rx_extend	<b>Receive Extend Byte</b> A handful of the keys on keyboard are extended keys and thus require two more scan code. These keys are preceded by an E0 (hex). This bit indicates software that Host controller receives extended byte (E0). This bit is read only and will update when host has received next data byte.
[7:0]	Rx_SCAN_CODE	<b>PS2 Host Controller Received Data Field</b> This field stores the original data content transmitted from device. This filed is valid when Rx_IRQ is asserted. Note that host will not report "Extend" or "Release" scan code to this field and not generate interrupt if they are received by host, i.e. 0xE0 and 0xF0. The case of the shift key codes will be determined by the TRAP_SHIFT bit of PS2_CMD register.





Register	Address	R/W		Description					
PS2ASCI	0xB800_9x0C	R/W	PS2 Host	controller Rx A	ASCII Code Re	egister	0x0000_0000		
				XCD.	NY .	_			
31	30	29	28	27	26	25	24		
			RESE	RVED	202				
23	22	21	20	19	18	17	16		
			RESE	RVED	CON Y	2)_			
15	14	13	12	11	10	9	8		
			Rx_ASCI	I_CODE 2	N.	N.			
7	6	5	4	3	2	1	0		
			Rx_ASC	II_CODE	100	20) (	0)		
						6	~/~		
Bits C	escriptions								
PS2 Host Controller Received the Second Data Filed This field stores the second ASCII data content transmitted from on Therefore, this part translates the scan code into an ASCII value. It						itted from devic			

	[15:8]	Rx_ASCII_CODE 2	This field stores the second ASCII data content transmitted from device. Therefore, this part translates the scan code into an ASCII value. It will be read as 0x2E when there is no ASCII code mapped to the scan code stored in Rx_SCAN_CODE register. This filed is valid when Rx_IRQ is asserted and the Rx_2bytes flag is active. (* This ASCII code has to refer the <b>Receive_Shift_Key2</b> flag in <b>PS2SCANCODE</b> register)
10	[7:0]	Rx_ASCI1_CODE	<b>PS2 Host Controller Received Data Filed</b> This field stores the ASCII data content transmitted from device. Therefore, this part translates the scan code into an ASCII value. It will be read as 0x2E when there is no ASCII code mapped to the scan code stored in Rx_SCAN_CODE register. This filed is valid when Rx_IRQ is asserted. (* This ASCII code has to refer the <b>Receive_Shift_Key</b> flag in <b>PS2SCANCODE</b> register)

#### PS2 Host Controller Rx ASCII Code Register (PS2ASCII)

### 32-BIT ARM926EJ-S BASED MCU

### 7.26 Analog to Digital Converter (ADC)

The 10-bit analog to digital converter (ADC) in this chip is a successive approximation type ADC with 8-channel inputs. The power down mode is also supported in the ADC.

The touch screen interfaces are supported in this chip, it contains 4-wire, 5-wire and 8-wire analog resistive touch screen. The four switches to bias XP, XM, YP, and YM are embedded in this chip. The CPU could access the ADC control register by APB bus, and the ADC output an interrupt signal to AIC to represent the completion of conversion.

Beside the 10-bit ADC, a 4 levels voltage detector is included in this chip. The detector result is independent with power supply, and it could give the system a warning signal when battery voltage is lower than an absolute reference voltage.

#### Features

- Power supply voltage: 3.3V
- Analog input voltage range: 0 3.3 volts
- Touch screen semi-auto/auto conversion modes supported
- Waiting for trigger mode supports
- Standby mode supports
- 4-level voltage detector




### 32-BIT ARM926EJ-S BASED MCU

### 7.26.1 Function Description

#### 7.26.1.1 Interface to Touch Screen


The touch screen control logic and the switch box could control the 4-wire, 5-wire and 8-wire type touch screen. The following figures show the interface for 4-wire, 5-wire and 8-wire touch screen respectively.

#### The interface for 4-wire touch screen






The interface for 5-wire touch screen



Publication Release Date: Jun. 18, 2010 Revision: A4



#### The interface for 8-wire touch screen



#### 7.26.1.2 Waiting for Trigger Mode

This chip also supports the waiting for trigger mode in the touch screen control logic. In the 4-wire touch screen, when in waiting for trigger mode, the YM is connected to AVSS, XP is pulled high by a weak pull high PMOS, when the Stylus is down on the touch screen panel, Vin6 will receive a falling edge, then a active signal will be generated in INT output signal.

In the 5-wire touch screen, in the waiting for trigger mode, the YM is connected to AVSS, and the Sense will be pulled high. Vin6 also be in charge to detect the falling edge in this type of touch screen. The waiting for trigger mode for 8-wire touch screen is same as 4-wire.

### 32-BIT ARM926EJ-S BASED MCU

#### 7.26.1.3 Interface Modes for Touch Screen

There are three control modes for ADC, normal conversion mode, semi-auto conversion mode, and auto conversion mode.

The normal conversion mode is for general purpose ADC, user could use the control register to control the 8 to 1 MUX to select analog input channel, start to conversion, wait interrupt or polling flag to confirm conversion finished, then to read the digital data. The semi-auto conversion mode and auto conversion mode are designed for touch screen. When the semi-auto conversion mode is proposed, the following procedures need to be followed.

- a. Write the control register to start X-position detection. When starting detection, the proper switches will be enabled in switch box.
- b. Waiting interrupt or polling status flag to confirm X-position is detected.
- c. Write the control register to start Y-position detection. In the same way, the proper switches will be enabled in switch box.
- d. Waiting interrupt or polling status flag to confirm Y-position id detected.
- e. Read the X-position and Y-position in control registers.


When the auto conversion mode is proposed, X-position and Y-position will be detected sequentially, the user could wait interrupt or polling status flag to confirm the detection finished, then to read the X-position and Y-position data in control register.





#### 7.26.1.4 Voltage detector

The architecture of the voltage detector is shown as in the following figure.



By control the switch sw1, sw2, sw3 and sw4, to select the voltage V1, V2, V3 or V4 to be compared to reference voltage which will not be influenced by supply voltage or temperature.



### 7.26.2 ADC Register Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Address	R/W	Description	Reset Value						
ADC_BA = 0xE	ADC_BA = 0xB800_A000									
ADC_CON	0xB800_A000	R/W	ADC control register	0x0000_0001						
ADC_TSC	0xB800_A004	R/W	Touch screen control register	0x0000_0000						
ADC_DLY	0xB800_A008	R/W	ADC delay register	0x0000_0000						
ADC_XDATA	0xB800_A00C	R	ADC XDATA register	0x0000_0000						
ADC_YDATA	0xB800_A010	R	ADC YDATA register	0x000_0000						
LV_CON	0xB800_A014	R/W	Low Voltage Detector Control register	0x0000_0000						
LV_STS	0xB800_A018	R	Low Voltage Detector Status register	0x0000_0001						





#### ADC Control Register (ADC\_CON)

Register	Address	R/W	Description	Reset Value
ADC_CON	0xB800_A000	R/W	ADC control register	0x0000_0001

31	30	29	28	27	26	25	24			
	RESERVED									
23	22	21	20	19	18	17	16			
WT_INT_EN	LVD_INT_E N	ADC_INT_EN	WT_INT	LVD_INT	ADC_INT	ADC_EN	ADC_RST			
15	14	13	12	11	10	9	8			
ADC_TSC	ADC_TSC_MODE		ADC_REA D_CONV		ADC_MUX	JO.	ADC_DIV			
7	6	5	4	3	2	1	0			
	ADC_DIV									

Bits	Descriptions	
[00]		Waiting for trigger interrupt enable bit If WT_INT_EN=0, The waiting for trigger interrupt is disable
[23]	WT_INT_EN	If WT_INT_EN=1, The waiting for trigger interrupt is enable
		The WT_INT_EN bit is read/write
		Low voltage detector interrupt enable bit If LVD_INT_EN=0, The LVD interrupt is disable
[22]	LVD_INT_EN	If LVD_INT_EN=1, The LVD interrupt is enable
8	~	The LV_INT_EN bit is read/write
		ADC interrupt enable bit If ADC_INT_EN=0, The ADC interrupt is disable
[21]	ADC_INT_EN	If ADC_INT_EN=1, The ADC interrupt is enable
Co T	S.	The ADC_INT bit is read/write
	No.	Waiting for trigger interrupt status bit If WT_INT=0, The waiting for trigger interrupt status is cleared
[20]	WT_INT	If WT_INT=1, The waiting for trigger is in interrupt state
	So an	The WT_INT bit is read/write and clear only, and set by hardware
	KAL	Low voltage detector (LVD) interrupt status bit If LV_INT=0, The LVD interrupt status is cleared
[19]	LVD_INT	If LV_INT=1, The LVD is in interrupt state
	19a	The LV_INT bit is read/write and clear only, and set by hardware

### 32-BIT ARM926EJ-S BASED MCU

		ADC interrupt status bit If ADC_INT=0, The ADC interrupt status is cleared
[18]	ADC_INT	If ADC_INT=1, The ADC is in interrupt state
		The ADC_INT bit is read/write and clear only, and set by hardware
		ADC block enable bit If ADC_EN=0, The ADC block is disable
[17]	ADC_EN	If ADC_EN=1, The ADC block is enable
		The ADC_EN bit is read/write
		ADC reset control bit If ADC_RST=1, the ADC block is at reset mode
[16]	ADC_RST	If ADC_RST=0, the ADC block is at normal mode
		The ADC_RST bit is read/write
		The touch screen conversion mode control bits If ADC_TSC_MODE=00, normal conversion mode is selected
		If ADC_TSC_MODE=01, semi-auto conversion mode is selected, and the ADC_CONV bit in ADC_CON register will be ignored
[15:14	14] ADC_TSC_MODE	If ADC_TSC_MODE=10, auto conversion mode is selected, and the ADC_CONV bit in ADC_CON register will be ignored
		If ADC_TSC_MODE=11, waiting for trigger mode is selected, and the ADC_CONV bit in ADC_CON register will be ignored
		The ADC_TSC_MODE bits are read/write
		ADC conversion control bit If ADC_CONV=1, inform ADC to converse, when conversion finished, this bit will be auto clear.
[13]	ADC_CONV	If ADC_CONV=0, the ADC no action, and this only could be cleared by hardware
12 3		The ADC_CONV bit is read/write and could be set only
[12]	ADC_READ_CON	This bit control if next conversion start after ADC_XDATA register is read in normal conversion mode. If ADC_READ_CONV=1, start next conversion after the ADC_XDATA is read, and ignore the ADC_CONV bit.
[12]	A A A	If ADC_READ_CONV=0, after the ADC_XDATA is read, the ADC no action
	Sp Cs.	The ADC READ CONV bit is read/write
	N ANG	The ADC_READ_CONV bit is read/write



		These bits select ADC input from the 8 analog inputs in normal conversion mode. ADC_MUX=000, select AIN0
		ADC_MUX=001, select AIN1
		ADC_MUX=010, select AIN2
[11:9]	ADC_MUX	ADC_MUX=011, select AIN3
		ADC_MUX=100, select AIN4
		ADC_MUX=101, select AIN5
		ADC_MUX=110, select AIN6
		ADC_MUX=111, select AIN7
		The ADC_MUX bits are read/write
[8:1]	ADC_DIV	The ADC input clock divider. The real ADC operating clock is the input clock divide ((round(ADC_DIV/2)+1)*2), except 1 and 0. When the ADC_DIV is set to 1 or 0, the ADC clock is equal to input clock. For example: When ADC_DIV = 0/1, ADC clock is input clock; When ADC_DIV = 2/3, ADC clock is input clock divide 4; When ADC_DIV = 4/5, ADC clock is input clock divide 6;
[0]		This bit indicate the ADC is in conversion or not ADC_FINISH=0, the ADC is in conversion
[0]	ADC_FINISH	ADC_FINISH=1, the ADC is not in conversion
		The ADC_FINISH bit is read only.



#### Touch screen control register (ADC\_TSC)

Register	Address	R/W	Description	Reset Value
ADC_TSC	0xB800_A004	R/W	Touch screen control register	0x0000_0000

				K A	N 35		
31	30	29	28	27	26	25	24
			RESVER	ED 💙	m. G	N	
23	22	21	20	19	18	17	16
			RESVER	ED	20	Sh	
15	14	13	12	11	10	9	8
		RE	SVERED			300	ADC_TSC _XY
7	6	5	4	3	2	1	0
ADC_TSC _XP	ADC_TSC_ XM	ADC_TSC_ YP	ADC_TSC _YM	ADC_PU _EN	ADC_TS	C_TYPE	ADC_UD
		•					41L

	Bits	Descriptions	escriptions				
	[8]	ADC_TSC_XY	This bit control the X-position or Y-position detection when in semi-auto conversion mode If ADC_TSC_XY = 0, X-position detection is select If ADC_TSC_XY = 1, Y-position detection is select The ADC_TSC_XY bit is read/write				
北	[7]	ADC_TSC_XP	This bit control the interface to XP of touch screen when in normal conversion mode If ADC_TSC_XP = 0, XP is tri-state output If ADC_TSC_XP = 1, XP is connected to AVDD33 The ADC_TSC_XP bit is read/write				
	[6]	ADC_TSC_XM	This bit control the interface to XM of touch screen when in normal conversion mode If ADC_TSC_XM = 0, XM is tri-state output If ADC_TSC_XM = 1, XM is connected to AVSS The ADC_TSC_XM bit is read/write				
	[5]	ADC_TSC_YP	This bit control the interface to YP of touch screen when in normal conversion mode If ADC_TSC_YP = 0, YP is tri-state output If ADC_TSC_YP = 1, YP is connected to AVDD33 The ADC_TSC_YP bit is read/write				



[4]	ADC_TSC_YM	This bit control the interface to YM of touch screen when in normal conversion mode If ADC_TSC_YM = 0, YM is tri-state output If ADC_TSC_YM = 1, YM is connected to AVSS
		The ADC_TSC_YM bit is read/write
[3]	ADC_PU_EN	This bit control the internal pull up PMOS in switch box is enable or disable If ADC_PU_EN = 0, the pull up PMOS is disable
L - J		If $ADC_PU_EN = 1$ , the pull up PMOS is enable
		The ADC_PU_EN bit is read/write
		The touch screen type selection bits If ADC_TSC_TYPE[1:0]=00, 4-wire type is selected
[0,4]	ADC_TSC_TYPE	If ADC_TSC_TYPE[1:0]=01, 5-wire type is selected
[2:1]	[1:0]	If ADC_TSC_TYPE[1:0]=10, 8-wire type is selected
		If ADC_TSC_TYPE[1:0]=11, unused
		The ADC_TSC_TYPE[1:0] bits are read/write
503		The up down state for stylus in waiting for trigger mode If ADC_UD = 1, the stylus is in down state
[0]	ADC_UD	If $ADC_UD = 0$ , the stylus is in up state
		The ADC_UD bit is read only





Register			Idress R/W Description				Reset Value		
ADC_DLY			008 R/W ADC delay registe		register	S.	0x0000_0000		
					- XA	N Ste			
31	30 29 28 27 26		26	25	24				
				WT_DEL	AY	UN G	N		
23	22 21		1	20	19	18	17	16	
		W	T_DEL	AY		20	ADC_C	DELAY	
15	14	1:	3	12	11	10	9	8	
				ADC_DEL	AY		120		
7	6	5		4	3	2	1	0	
				ADC_DEL	_AY		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0	

## ADC Delay Register (ADC\_DLY)

Bits	Descriptions						
[31:18]	WT_DELAY	Waiting Trigger Delay These bits define the delay between the waiting trigger mode enable and the interrupt of the waiting trigger mode. The delay is define as ADC clock * WT_DELAY The ADC_DELAY[31:18] bits are read/write.					
[17:0]	ADC_DELAY	Delay for Conversion. For normal conversion mode, the delay is between the ADC_CONV bin ADC_CON register is set to the ADC begin conversion. For semi auto conversion mode, the delay locates at each X-position and Y position detection. For auto conversion mode, the delay locates a each position detection. The delay is defined as ADC_DELAY * ADC clock The ADC_DELAY[17:0] bits are read/write.					



Register	Address	R/V	V Descriptio	Description		Reset Va	alue
ADC_XDA	ADC_XDATA 0xB800_A00C R		ADC X data	ADC X data buffer		0x0000_0000	
				10	80.0	_	_
31	30	29	28	27	26	25	24
			RESERV	'ED	"On"	20	
23	22	21	20	19	18	17	16
			RESERV	'ED	×7	2 (5)	
15	14	13	12	11	10	9	8
		RESE	RVED			ADC_>	<b>(DATA</b>
7	6	5	4	3	2	1	0
			ADC_XD	АТА		N.S.	200

#### ADC X data buffer (ADC\_XDATA)

Bits	Descriptions	
		ADC Data Buffer
[9:0]	ADC_XDATA	When normal conversion mode, the conversion data is always put at this register. When semi-auto conversion mode, the conversion data of X-position detection is put at this register. When auto-conversion mode, the conversion data of X-position detection is put at this register.
		The ADC_XDATA[9:0] bits are read only.



#### ADC Y data buffer (ADC\_YDATA)

Register	Address	R/W	Description	Reset Value
ADC_YDATA	0xB800_A010	R	ADC Y data buffer	0x0000_0000

31	30	29	28	27	26	25	24
			RESERV	ED	" On "	20	
23	22	21	20	19	18	17	16
			RESERV	ED	2	a la	
15	14	13	12	11	10	9	8
RESERVED						ADC_Y	DATA
7	6	5	4	3	2	1	0
			ADC_YD	ΑΤΑ		N.S.	20

Bits	Descriptions	
		ADC Y Data Buffer
[9:0]	ADC_YDATA	When semi-auto conversion mode, the conversion data of Y-position detection is put at this register. When auto-conversion mode, the conversion data of Y-position detection is put at this register.
		The ADC_YDATA[9:0] bits are read only.





#### Low Voltage Detector Control Register (LV\_CON)

Register	Address	R/W	Description			Reset Va	alue
LV_CON	0xB800_A014	R/W	Low voltage detector control register			0x0000_0000	
				XV	No.		
31	30	29	28	27	26	25	24
RESVERED							
23	22	21	20	19	18	17	16
			RESVER	ED	20-	Sh	
15	14	13	12	11	10	9	8
RESVERED							
7	6	5	4	3	2	1	0
	RI	ESVERE	D		LV_EN	SW_	CON

	Bits	Descriptions	
	[2]	LV_EN	Low voltage detector enable control pin If LV_EN = 0, low voltage detector is disable If LV_EN = 1, low voltage detector is enable
			The LV_EN bit is read/write
北	[1:0 ]	sw_con	The low voltage detector voltage level switch control bits If SW_CON = 00, SW1 is close, others are open If SW_CON = 01, SW2 is close, others are open If SW_CON = 10, SW3 is close, others are open If SW_CON = 11, SW4 is close, others are open
			Publication Release Date: Jun. 18, 2010 Revision: A4

### 32-BIT ARM926EJ-S BASED MCU

Register	Address	R/W	Description		Re	Reset Value	
LV_STS	0xB800_A0	)18 R	The status register of low voltage detector		0x	0x0000_0001	
Yak Ya							
31	30	29	28	27	26	25	24
	RESERVED						
23	22	21	20	19	18	17	16
RESERVED							
15	14	13	12	11	10	9	8
RESERVED							
7	6	5	4	3	2	1	0
RESERVED					LV_status		

#### Low Voltage Detector Status Register (LV\_STS)

Bits	Descriptions	
[0]	LV_status	<pre>Low voltage detector status pin If LV_status = 0, the compared voltage is higher than reference voltage If LV_status = 1, the compared voltage is lower than reference voltage The LV_status bit is read only</pre>



#### 32-BIT ARM926EJ-S BASED MCU

## 8 Electrical Specifications

### 8.1 Absolute Maximum Ratings

Ambient temperature	-40 °C ~ 85 °C
Storage temperature	-50 °C ~ 125°C
Voltage on any pin	-0.5V ~ 6V
Power supply voltage (Core logic)	-0.5V ~ 2.5V
Power supply voltage (IO Buffer)	-0.5V ~ 4.6V
Injection current (latch-up testing)	100mA
Crystal Frequency	4MHz ~ 30MHz





### 8.2 DC Specifications

### 8.2.1 Digital DC Characteristics

(Normal test conditions: VDD33/AVDD33 = 3.3V+/-10%, VDD18/RTCVDD18/PLLVDD18 = 1.8V+/-10%, USBVDDC0/USBVDDC1/USBVDDT0/USBVDDT1= 3.3V+/-5%, TA = -40 °C ~ 85 °C unless otherwise specified)

SYMBOL	PARAMETER	CONDITION	MIN	ΤΥΡ	MAX	UNIT
VDD33/ AVDD33	Power Supply	S.	2.97	n-	3.63	V
VDD18/ RTCVDD18/ PLLVDD18	Power Supply		1.62	10	1.98	V
USBVDDC0/ USBVDDC1/ USBVDDT0/ USBVDDT1	Power Supply		3.13	Jar Zar	3.46	∕,
$v_{IL}$	Input Low Voltage		-0.3	-	0.8	V
VIH	Input High Voltage		2.0	-	5.5	V
VT+	Schmitt Trigger positive-going threshold		1.5	-	1.62	V
VT-	Schmitt trigger negative-going threshold		1.14	-	1.27	V
V <sub>OL</sub>	Output Low Voltage	Depend on driving	-	-	0.4	V
V <sub>OH</sub>	Output High Voltage	Depend on driving	2.4	-	-	V
I <sub>IH</sub>	Input High Current	V <sub>IN</sub> = 2.4 V	-1	-	1	uA
IIL	Input Low Current	$V_{IN} = 0.4 V$	-1	-	1	uA
I <sub>он</sub>	Output High Current	EBI, GPIOC, GPIOD	_	35	-	mA
I <sub>OL</sub>	Output Low Current	EBI, GPIOC, GPIOD	_	26	-	mA
I <sub>он</sub>	Output High Current	The other port	-	25	-	mA
I <sub>OL</sub>	Output Low Current	The other port	-	17	-	mA
I <sub>oc</sub>	Operation Current	Note 1	-	340	-	mA
I <sub>SC</sub>	Standby Current	Note 2	-	50	-	uA

Note1:

This operation current is measured on VDD18 @ 1.8V, and all of IP clocks are enable with CPU clock/system clock @ 200MHz / 100MHz.

Note2:

The standby current is measured on VDD18 @1.8V, and all of IP clocks are disabling with power-down mode, all of GPIO pins are set to output and clock pins keep at 0V.

### 32-BIT ARM926EJ-S BASED MCU

### 8.2.2 USB Low-/Full-Speed DC Electrical Specifications

Symbol	Parameter	Conditions	MIN	ΤΥΡ	MAX
<b>V</b> <sub>IH</sub>	Pad input high voltage	STA TU	2.0V		
<b>V</b> <sub>IL</sub>	Pad input low voltage	X X X X			0.8V
<b>V</b> <sub>DI</sub>	Differential input sensitivity	PADP-PADM	0.2V		
<b>V</b> <sub>CM</sub>	Common mode voltage range	include V <sub>DI</sub> range	0.8V		2.5V
<b>V</b> <sub>SE</sub>	Single-ended receiver threshold	× (0)	0.8V		2.0V
<b>V</b> <sub>OL</sub>	Pad output low voltage	5	0V		0.3V
<b>V</b> <sub>он</sub>	Pad output high voltage		2.8V		3.6V
<b>V</b> <sub>CRS</sub>	Differential output signal cross-point voltage		1.3V	6	2.0V
<b>R</b> <sub>PU</sub>	Internal pull-up resistor	Bus idle	900Ω	- SN	1575Ω
		Receiving	1425Ω	Dr Y	3090Ω
<b>R</b> <sub>PD</sub>	Internal pull-down resistor		14.25KΩ	(Sh)	24.80KΩ
Z	briver output resistance	Steady state drive		10Ω	10
$m{\mathcal{C}}_{_{\mathrm{IN}}}$	Transceiver pad capacitance	Pad to ground		19	20pF

## 8.2.3 USB High-Speed DC Electrical Specifications

Symbol	Parameter	Conditions	MIN	TYP	MAX
<b>V</b> <sub>HSDI</sub>	High-speed differential input signal level	PADP-PADM	150mV		
<b>V</b> <sub>HSSQ</sub>	High-speed SQ detection threshold	PADP-PADM	100mV		150mV
<b>V</b> <sub>HSCM</sub>	High-speed common mode voltage range		-50mV		500mV
<b>V</b> <sub>HSOH</sub>	High-speed data signaling high		360mV		440mV
<b>V</b> <sub>HSOL</sub>	High-speed data signaling low		-10mV		10mV
<b>V</b> <sub>CHIRPJ</sub>	Chirp J level		700mV		1100mV
<b>V</b> <sub>CHIRPK</sub>	Chirp K level		-900mV		-500mV
<b>Z</b> <sub>HSDRV</sub>	High-speed driver output resistance	45Ω±10%	40.5Ω		49.5Ω




### 8.3 AC Specifications

### 8.3.1 **RESET AC Characteristics**

nRESET	

Symbol	Parameter	MIN	MAX	Unit
T <sub>RST</sub>	Reset Pulse Width after Power stable	1.0		ms


## 8.3.2 Clock Input Characteristics



Symbol	Parameter	MIN	TYP	MAX	Unit
F <sub>EXTAL15M</sub>	Clock Input Frequency	-	15.0	-	MHz
EXTAL15M <sub>DUTY</sub>	Clock Input Duty Cycle	45	50	55	%
V <sub>IL</sub> (EXTAL15M)	EXTAL15M Input Low Voltage	0	-	0.8	V
V <sub>IH</sub> (EXTAL15M)	EXTAL15M Input High Voltage	2.0	-	VDD33 + 0.3	V

### 32-BIT ARM926EJ-S BASED MCU

## 8.3.3 EBI/SDRAM Interface AC Characteristics




Symbol	Parameter	MIN	MAX	Unit
F <sub>MCLK</sub>	SDRAM Clock Output Frequency	-	100	MHz
T <sub>DSU</sub>	MD[31:0]] Input Setup Time	2	-	ns
T <sub>DH</sub>	MD[31:0] Input Hold Time	2	-	ns
T <sub>osu</sub>	SDRAM Output Signal Valid Delay Time	2*	5*	ns

\* The above  $T_{OSU}$  is based on the EBI CKSKEW register default setting on 0x48 and  $F_{MCLK}$  at 100MHz

#### 32-BIT ARM926EJ-S BASED MCU

8.3.4 EBI (ROM/SRAM/External I/O) AC Characteristics




Symbol	Parameter	MIN	MAX	Unit
T <sub>ADDO</sub>	Address Output Delay Time	2*	7*	ns
T <sub>NCSO</sub>	ROM/SRAM/Flash or External I/O Chip Select Delay Time	2*	7*	ns
T <sub>NOEO</sub>	ROM/SRAM or External I/O Bank Output Enable Delay	2*	7*	ns
Т <sub>NWBO</sub>	ROM/SRAM or External I/O Bank Write Byte Enable Delay	2*	7*	ns
T <sub>DH</sub>	Read Data Hold Time	5		ns
T <sub>DSU</sub>	Read Data Setup Time	1		ns
T <sub>DO</sub>	Write Data Output Delay Time (SRAM or External I/O)	2*	7*	ns
T <sub>NWASU</sub>	External Wait Setup Time	3		ns
T <sub>NWAH</sub>	External Wait Hold Time	1		ns

 $^{*}$  The above data are based on the EBI CKSKEW register default setting on 0x48 and  $F_{\text{MCLK}}$  at 100MH

### 32-BIT ARM926EJ-S BASED MCU

## 8.3.5 LCD Interface: MPU Type AC Characteristics




Symbol	Parameter	Conditions	MIN	MAX	Unit
T <sub>LCSS</sub>	Chip Select Set-up Time	-	1/2	-	*PCLK
T <sub>LCSH</sub>	Chip Select Hold Time	-	1/2	-	*PCLK
T <sub>LAS</sub>	Address Set-up Time	-	1	-	*PCLK
T <sub>LAH</sub>	Address Hold Time	-	1	-	*PCLK
TLDOD	Write Data Active Delay	-	0	1/2	*PCLK
T <sub>LDOH</sub>	Write Data Hold Time	-	1/2	-	*PCLK
T <sub>LWR</sub>	WR Pulse Width	80 Mode	1	-	*PCLK
T <sub>le</sub>	LE Pulse Width	68 Mode	1/2	-	*PCLK

\*PCLK is the engine clock of the LCD Controller

## nuvoton

#### 32-BIT ARM926EJ-S BASED MCU


#### 8.3.6 **SD Host Interface AC Characteristics**



Parameter	Conditions	MIN	MAX	Unit		
SD Clock Frequency	Identification Mode	100	400	KHz		
SD Clock Frequency	Data Transfer Mode	-	50	MHz		
SD Clock High Time	-	10	-	ns		
SD Clock Low Time	-	10	-	ns		
SD CMD & Data Input Setup Time	-	5	-	ns		
SD CMD & Data Input Hold Time	-	5	-	ns		
SD Output Active Delay (Falling Edge)	-	-	14	ns		
SD Output Hold Time	-	0	-	ns		
Publication Release Date: Jun. 18, 2010 656 Revision: A4						
	SD Clock Frequency         SD Clock Frequency         SD Clock High Time         SD Clock Low Time         SD CMD & Data Input Setup Time         SD CMD & Data Input Hold Time         SD Output Active Delay (Falling Edge)         SD Output Hold Time	SD Clock Frequency       Identification Mode         SD Clock Frequency       Data Transfer Mode         SD Clock High Time       -         SD Clock Low Time       -         SD CMD & Data Input Setup Time       -         SD CMD & Data Input Hold Time       -         SD Output Active Delay (Falling Edge)       -         SD Output Hold Time       -         SD Output Hold Time       -	SD Clock Frequency       Identification Mode       100         SD Clock Frequency       Data Transfer Mode       -         SD Clock High Time       -       10         SD Clock Low Time       -       10         SD CMD & Data Input Setup Time       -       5         SD CMD & Data Input Hold Time       -       5         SD Output Active Delay (Falling Edge)       -       -         SD Output Hold Time       -       0	SD Clock Frequency       Identification Mode       100       400         SD Clock Frequency       Data Transfer Mode       -       50         SD Clock High Time       -       10       -         SD Clock Low Time       -       10       -         SD Clock Low Time       -       10       -         SD Clock Low Time       -       10       -         SD CMD & Data Input Setup Time       -       5       -         SD CMD & Data Input Hold Time       -       5       -         SD Output Active Delay (Falling Edge)       -       -       14         SD Output Hold Time       -       0       -		

### 32-BIT ARM926EJ-S BASED MCU

## 8.3.7 NAND Flash Memory Interface AC Characteristics




Symbol	Parameter	MIN	MAX	Unit
T <sub>CACS</sub>	SM_CS0n, SM_CS1n, SM_ALE, SM_CLE Setup Time before SM_WEn, SM_REn Low	20	-	ns
Тсасн	SM_CS0n, SM_CS1n, SM_ALE, SM_CLE Hold Time after SM_WEn, SM_REn High	40	-	ns
T <sub>WP</sub>	Write Pulse Width	40	-	ns
Т <sub>WH</sub>	SM_WEn High Time	20	-	ns
T <sub>wc</sub>	Write Cycle Time	80	-	ns
T <sub>WDS</sub>	Write Data Output Setup Time	30	-	ns
T <sub>WDH</sub>	Write Data Output Hold Time	20	-	ns
T <sub>RP</sub>	Read Pulse Width	60	-	ns
T <sub>RH</sub>	SM_REn High Time	20	-	ns
T <sub>RC</sub>	Read Cycle Time	80	-	ns
T <sub>RDS</sub>	Read Data Input Setup Time	6	-	ns

### 32-BIT ARM926EJ-S BASED MCU

T <sub>RDH</sub>	Read Data Input Hold T	ime	and a	20	-	ns

### 32-BIT ARM926EJ-S BASED MCU


## 8.3.8 Memory Stick Interface AC Characteristics



Symbol	Parameter	Conditions	MIN	MAX	Unit
F <sub>MCLK</sub>	MS_CLK Clock Frequency	Serial Mode	5	20	MHz
F <sub>MCLK</sub>	MS_CLK Clock Frequency	Parallel Mode	10	40	MHz
T <sub>MCLKH</sub>	MS_CLK Clock High Time		5	-	ns
T <sub>MCLKL</sub>	MS_CLK Clock Low Time		5	-	ns
T <sub>BS_OD</sub>	MS_BS Output Delay (Falling Edge)		5	15	ns
T <sub>BS_H</sub>	MS_BS Output Hold Time		1	-	ns
T <sub>D_SU</sub>	Data Input Setup Time		8	-	ns
T <sub>D_H</sub>	Data input Hold Time		1	-	ns
T <sub>D_OD</sub>	Data Output Delay (Falling Edge)		8	15	ns
$T_{D_{OD}}$	Data Output Hold Time		1	-	ns

### 32-BIT ARM926EJ-S BASED MCU


### 8.3.9 ATAPI Interface AC Characteristic



Symbol	Parameter	MIN	MAX	Unit
T <sub>ACAS</sub>	Set-up time, IDECS0n, IDECS1n and IDEDA[2:0] valid before IDEIORn or IDEIOWn low	25	-	ns
T <sub>ACAH</sub>	Hold time, IDECS0n, IDECS1n and IDEDA[2:0] valid after IDEIORn or IDEIOWn high	10	-	ns
T <sub>AWDS</sub>	Write Data Set-up Time	20	-	ns
T <sub>AWDH</sub>	Write Data Hold Time	10	-	ns
T <sub>AWR</sub>	IDEIOWn Pulse Width	70	-	ns
T <sub>ARDS</sub>	Read Data Set-up Time	20	-	ns
T <sub>ARDH</sub>	Read Data Hold Time	5	-	ns
T <sub>ARD</sub>	IDEIORn Pulse Width	70	-	ns
T <sub>CYC</sub>	Command (IDEIOWn or IDEIORn) Cycle Time	120	-	ns

### 32-BIT ARM926EJ-S BASED MCU


### 8.3.10 Audio AC-Link Interface AC Characteristics



Symbol	Parameter	MIN	TYP	MAX	Unit
T <sub>ABCLKH</sub>	Audio Bit Clock Input High Time	36.6	40.7	44.8	ns
T <sub>ABCLKH</sub>	Audio Bit Clock Input Low Time	36.6	40.7	44.8	ns
T <sub>ABCLK</sub>	Audio Bit Clock Input Cycle Time	-	81.4	-	ns
T <sub>AOS</sub>	Audio Output Signal (AC97_SYNC, AC97_DATAO) Setup Time	15	-	-	ns
Т <sub>АОН</sub>	Audio Output Signal (AC97_SYNC, AC97_DATAO) Hold Time	5	-	-	ns
T <sub>AIS</sub>	Audio Data Input Setup Time	15	-	-	ns
T <sub>AIH</sub>	Audio Data Input Hold Time	5	-	-	ns
T <sub>SYNCH</sub>	Sync Signal Output High Time	-	20.8	-	ns
T <sub>SYNCH</sub>	Sync Signal Output Low Time	-	1.3	-	ns
T <sub>SYNC</sub>	Sync Signal Output Cycle Time	-	19.5	-	ns

### 32-BIT ARM926EJ-S BASED MCU


### 8.3.11 Audio I2S Interface AC Characteristics



Symbol	Parameter	MIN	MAX	Unit
T <sub>ABCLKH</sub>	Audio Bit Clock Output High Time	18.3	-	ns
T <sub>ABCLKH</sub>	Audio Bit Clock Output Low Time	18.3	-	ns
T <sub>ABCLK</sub>	Audio Bit Clock Output Cycle Time	40.7	-	ns
T <sub>AOS</sub>	Audio Data Output Setup Time	4.5	-	ns
T <sub>AOH</sub>	Audio Data Output Hold Time	4.5	-	ns
T <sub>AIS</sub>	Audio Data Input Setup Time	4.5	-	ns
T <sub>AIH</sub>	Audio Data Input Hold Time	4.5	-	ns

### 32-BIT ARM926EJ-S BASED MCU

## 8.3.12 USI (SPI/MW) Interface AC Characteristics



Symbol	Parameter	MIN	MAX	Unit
T <sub>CLKH</sub>	Clock Output High Time	14.6	-	ns
T <sub>CLKL</sub>	Clock Output Low Time	15.8	-	ns
T <sub>CLK</sub>	Clock Cycle Time	30.4	-	ns
T <sub>UOS</sub>	SFRM, SSPTXD Output Setup Time	15	-	ns
Т <sub>ион</sub>	SFRM, SSPTXD Output Hold Time	13	-	ns
T <sub>UIS</sub>	SSPRXD Input Setup Time	10	-	ns
T <sub>UIH</sub>	SSPRXD Input Hold Time	10	-	ns



. . . . . . .

### 32-BIT ARM926EJ-S BASED MCU

## 8.3.13 USB Transceiver AC Characteristics

Symbol	Parameter	Conditions	MIN	TYP	MAX
$T_{_{ m LR}}$	Low-speed driver rise time	C <sub>L</sub> =50pF	75ns		300ns
$T_{\sf LF}$	Low-speed driver fall time	C <sub>L</sub> =50pF	75ns		300ns
$\pmb{T}_{LRFM}$	Low-speed rise/fall time matching	$T_{LRFM} = T_{LR} / T_{LF}$	80%	25	125%

and AC Electrical Encoifications

#### **USB Transceiver: Full-Speed AC Electrical Specifications**

Symbol	Parameter	Conditions	MIN	ТҮР	MAX
<b>T</b> <sub>FR</sub>	Full-speed driver rise time	C <sub>L</sub> =50pF	4ns	R.	20ns
$\pmb{T}_{FF}$	Full-speed driver fall time	C <sub>L</sub> =50pF	75ns	5	20ns
$\pmb{\mathcal{T}}_{FRFM}$	Full-speed rise/fall time matching	$T_{FRFM} = T_{FR} / T_{FF}$	90%		111.11 %

#### **USB Transceiver: High-Speed AC Electrical Specifications**

Symbol	Parameter	Conditions	MIN	TYP	MAX
<b>T</b> <sub>HSR</sub>	High-speed driver rise time	Z <sub>HSDRV</sub> =45Ω	500ps		900ps
<b>T</b> <sub>HSF</sub>	High-speed driver fall time	$Z_{HSDRV} = 45\Omega$	500ps		900ps
the	High-speed driver waveform requirement		Eye diagram of template 1		
12 Carlo	High-speed receiver waveform requirement		Eye diagram of template $4^{\dagger\dagger}$		plate $4^{++}$
		Data source end	Eye diagra	am of tem	plate 1
N.	High-speed jitter requirement	Receiver end	Eye diagra	am of tem	plate $4^{\dagger\dagger}$


\*\* Check "Universal Serial Bus Specification Revision 2.0" page 133.

++ Check "Universal Serial Bus Specification Revision 2.0" page 136.

### 32-BIT ARM926EJ-S BASED MCU


### 8.3.14 EMC RMII AC Characteristics

The signal timing characteristics conforms to the guidelines specified in IEEE Std. 802.3.



Symbol	Parameter	MIN	MAX	Unit
T <sub>TxO</sub>	Transmit Output Delay Time	7	14	ns
T <sub>RxSU</sub>	Receive Setup Time	4		ns
T <sub>RxH</sub>	Receive Hold Time	2		ns






#### PHY\_MDIO Write to PHY Timing

Symbol	Parameter	MIN	MAX	Unit
T <sub>MDO</sub>	PHY_MDIO Output Delay Time	0	15	ns
T <sub>MDSU</sub>	PHY_MDIO Setup Time	5		ns
T <sub>MDH</sub>	PHY_MDIO Hold Time	5		ns

### 32-BIT ARM926EJ-S BASED MCU

## 9 Package Specifications

#### NUC910ABN PBGA324Ball (23X23mm,Ball pitch:1.0mm ,Ø=0.6mm)





## **10 Revision History**

Revision	Date	Comments
А	2008/07/09	First Release
A 1	2000/07/10	Update Chapter 7.11
A1	2008/07/18	Display size: Maximum size 1024x768
		1. Change Part Number from W90P910CBG to W90P910CBN
A2	2008/10/07	2. Update Chapter 2
	, -, -	Add text "Pb free, Halogen free"
		3. Correct Typo: Spelling and grammar check
		1. Update Chapter 7.11.1.4
		Display Pin Assignment Table
		2. Rename nWE to nSWE
		3. Update Chapter 7.11
A3	2009/04/13	Display size: Maximum size 1024x600
		4. Change Part Number from W90P910CBN to NUC910ABN
		5. Update Chapter 8.3.5
		LCD Interface: MPU Type AC Characteristics
A4	2010/06/18	1. Add IOH, IOL current value



#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.