### **32-BIT ARM7TDMI-BASED MCU**

# NUC745 16/32-bit ARM microcontroller Product Data Sheet



### Table of Contents-

1.	GENE	RAL DE	SCRIPTION	1
2.	FEATU	JRES		2
3.			Л	
4.	PIN AS	SIGNM	/ENT	8
5.	PIN DE	SCRIP	PTION	13
6.	FUNC	TIONAL	DESCRIPTION	24
	6.1	ARM7	TDMI CPU CORE	24
	6.2		n Manager	
		6.2.1	Overview	25
		6.2.2	System Memory Map	25
		6.2.3	Address Bus Generation	28
		6.2.4	Data Bus Connection with External Memory	28
		6.2.5	Bus Arbitration	37
		6.2.6	Power Management	38
		6.2.7	Power-On Setting	41
		6.2.8	System Manager Control Registers Map	41
	6.3	Extern	al Bus Interface	56
		6.3.1	EBI Overview	56
		6.3.2	SDRAM Controller	56
		6.3.3	EBI Control Registers Map	60
	6.4	Cache	Controller	79
		6.4.1	On-Chip RAM	79
		6.4.2	Non-Cacheable Area	79
		6.4.3	Instruction Cache	80
		6.4.4	Data Cache	82
		6.4.5	Write Buffer	84
		6.4.6	Cache Control Registers Map	84
	6.5	Ethern	et MAC Controller	92
		6.5.1	EMC Functional Description	93
		6.5.2	EMC Register Mapping	.103
	6.6	GDMA	A Controller	158
		6.6.1	GDMA Functional Description	.158
		6.6.2	GDMA Register Map	.159
	6.7	USB H	lost Controller	168
		6.7.1	USB Host Functional Description	.168
		6.7.2	USB Host Controller Registers Map	.169
	6.8	USB D	Device Controller	192

	6.8.1	USB Endpoints	192
	6.8.2	Standard Device Request	192
	6.8.3	USB Device Register Description	192
6.9	Audio (	Controller	. 231
	6.9.1	I <sup>2</sup> S Interface	231
	6.9.2	AC97 Interface	232
	6.9.3	Audio Controller Register Map	235
6.10	Univers	sal Asynchronous Receiver/Transmitter Controller	. 254
	6.10.1	UARTO	
	6.10.2	UART1	256
	6.10.3	UART2	258
	6.10.4	UART3	260
	6.10.5	General UART Controller	261
	6.10.6	High speed UART Controller	274
6.11	Timer/	Watchdog Controller	. 288
	6.11.1	General Timer Controller	288
	6.11.2	Watchdog Timer	288
	6.11.3	Timer Control Registers Map	288
6.12	Advand	ced Interrupt Controller	. 296
	6.12.1	Interrupt Sources	297
	6.12.2	AIC Registers Map	300
6.13	Genera	al-Purpose Input/Output	. 313
	6.13.1	GPIO Register Description	315
	6.13.2	GPIO Register Description	316
6.14	I <sup>2</sup> C Inte	erface	. 337
	6.14.1	I <sup>2</sup> C Protocol	338
	6.14.2	I <sup>2</sup> C Serial Interface Control Registers Map	341
6.15	Univer	sal Serial Interface	. 348
	6.15.1	USI Timing Diagram	349
	6.15.2	USI Registers Map	350
6.16	PWM.		. 357
	6.16.1	PWM Double Buffering and Reload Automatically	
	6.16.2	Modulate Duty Ratio	358
	6.16.3	Dead Zone Generator	359
	6.16.4	PWM Timer Start Procedure	359
	6.16.5	PWM Timer Stop Procedure	359
	6.16.6	PWM Register Map	360
6.17	Keypad	d Interface	. 370
	6.17.1	Keypad Interface Register Map	371
	6.17.2	Register Description	372

Publication Release Date: November 23, 2013 Revision A3

	6.18	PS2 Host Interface Controller	379
		6.18.1 PS2 Host Controller Interface Register Map	
		6.18.2 Register Description	
7.	ELEC	RICAL SPECIFICATIONS	385
	7.1	Absolute Maximum Ratings	
	7.2	DC Specifications	385
		7.2.1 Digital DC Characteristics	
		7.2.2 USB Transceiver DC Characteristics	
	7.3	AC Specifications	388
		7.3.1 EBI/SDRAM Interface AC Characteristics	
		7.3.2 EBI/(ROM/SRAM/External I/O) AC Characteristics	
		7.3.3 USB Transceiver AC Characteristics	
		7.3.4 EMC RMII AC Characteristics	
		7.3.5 AC97/I2S Interface AC Characteristics	
		7.3.6 I <sup>2</sup> C Interface AC Characteristics	
		7.3.7 USI Interface AC Characteristics	
		7.3.8 PS2 Interface AC Characteristics	
8.	ORDE	RING INFORMATION	398
9.	PACK	GE SPECIFICATIONS	399
10.	APPE	IDIX A: NUC745 REGISTERS MAPPING TABLE	400
11.	REVIS	ON HISTORY	415



Publication Release Date: November 23, 2013 Revision A3

- III -

### 1. GENERAL DESCRIPTION

The NUC745 is built around an outstanding CPU core, the 16/32 ARM7TDMI RISC processor which designed by Advanced RISC Machines, Ltd. It offers 4K-byte I-cache/SRAM and 4K-byte D-cache/SRAM, is a low power, general purpose integrated circuits. Its simple, elegant, and fully static design is particularly suitable for cost sensitive and power sensitive applications.

One 100/10 Mbit MAC of Ethernet controller is built-in to reduce total system cost.

The NUC745 also provides one USB 1.1 host controller, one USB 1.1 device controller, one AC97/I<sup>2</sup>S controller, one 2-channel GDMA, four independent UARTs, one watchdog timer, two 24-bit timers with 8-bit pre-scale, up to 31 programmable I/O ports, PS2 keyboard controller and an advanced interrupt controller. The external bus interface (EBI) controller provides for SDRAM, ROM/SRAM, flash memory and I/O devices. The system manager includes an internal 32-bit system bus arbiter and a PLL clock controller.

With a wide range of serial communication and Ethernet interfaces, the NUC745 is suitable for communication gateways as well as many other general purpose applications.



- 1 -

### nuvoTon

### 2. FEATURES

#### Architecture

- Fully 16/32-bit RISC architecture
- Little/Big-Endian mode supported
- Efficient and powerful ARM7TDMI core
- Cost-effective JTAG-based debug solution

#### **External Bus Interface**

- 8/16-bit external bus support for ROM/SRAM, flash memory, SDRAM and external I/Os
- Support for SDRAM
- Programmable access cycle (0-7 wait cycle)
- Four-word depth write buffer for SDRAM write data
- Cost-effective memory-to-peripheral DMA interface

#### Instruction and Data Cache

- Two-way, set-associative, 4K-byte I-cache and 4K-byte D-cache
- Support for LRU (Least Recently Used) protocol
- Cache can be configured as internal SRAM
- Support cache lock function

### **Ethernet MAC Controller**

- DMA engine with burst mode
- MAC Tx/Rx buffers (256 bytes Tx, 256 bytes Rx)
- Data alignment logic
- Endian translation
- 100/10 Mbit per second operation
- Full compliance with IEEE standard 802.3
- RMII interface only
- Station Management Signaling
- On-chip CAM (up to 16 destination addresses)
- Full-duplex mode with PAUSE feature
- Long/short packet modes
- PAD generation

- 2 -

# nuvoTon

#### **DMA Controller**

- 2-channel general DMA for memory-to-memory data transfers without CPU intervention
- Initialed by a software or external DMA request
- Increments or decrements a source or destination address in 8-bit, 16-bit or 32-bit data transfers
- 4-data burst mode

### UART

- Four UART (serial I/O) blocks with interrupt-based operation
- Support for 5-bit, 6-bit, 7-bit or 8-bit serial data transmit and receive
- Programmable baud rates
- 1, 1/2 or 2 stop bits
- Odd or even parity
- Break generation and detection
- Parity, overrun and framing error detection
- X16 clock mode
- UART1 supports Bluetooth, and UART2 supports IrDA1.0 SIR

### Timers

- Two programmable 24-bit timers with 8-bit pre-scaler
- One programmable 20 bit with selectable additional 8-bit prescaler watchdog timer
- One-shot mode, periodical mode or toggle mode operation

### Programmable I/Os

- 31 programmable I/O ports
- Pins individually configurable to input, output or I/O mode for dedicated signals
- I/O ports are configurable for multiple functions

### **Advanced Interrupt Controller**

- 24 interrupt sources, including 4 external interrupt sources
- Programmable normal or fast interrupt mode (IRQ, FIQ)
- Programmable as either edge-triggered or level-sensitive for 4 external interrupt sources
- Programmable as either low-active or high-active for 4 external interrupt sources
- Priority methodology is encoded to allow for interrupt daisy-chaining
- Automatically mask out the lower priority interrupt during interrupt nesting

- 3 -

## nuvoTon

#### **USB Host Controller**

- USB 1.1 compliant
- Compatible with Open HCI 1.0 specification
- Supports low-speed and full speed devices
- Build-in DMA for real time data transfer
- · Two on-chip USB transceivers with one optionally shared with USB device controller

#### **USB Device Controller**

- USB 1.1 compliant
- Support four USB endpoints including one control endpoint and 3 configurable endpoints for rich
   USB functions

#### **Two PLLs**

- The external clock can be multiplied by on-chip PLL to provide high frequency system clock
- The input frequency range is 3-30MHz; 15MHz is preferred.
- One PLL for both CPU and USB host/device controller
- One PLL for audio I<sup>2</sup>S 12.288/16.934MHz clock source
- Programmable clock frequency

#### 4-Channel PWM

- Four 16-bit timers with PWM
- Two 8-bit pre-scalers & Two 4-bit dividers
- Programmable duty control of output waveform (PWM)
- Auto reload mode or one-shot pulse mode
- Dead-zone generator

### I<sup>2</sup>C Master

- 2-channel I<sup>2</sup>C
- Compatible with Philips I<sup>2</sup>C standard, support master mode only
- Support multi master operation
- Clock stretching and wait state generation
- Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer
- Software programmable acknowledge bit
- Arbitration lost interrupt, with automatic transfer cancellation
- Start/Stop/Repeated Start/Acknowledge generation
- Start/Stop/Repeated Start detection
- Bus busy detection

- 4 -

# nuvoTon

- Supports 7 bit addressing mode
- Software mode I<sup>2</sup>C

### **Universal Serial Interface (USI)**

- 1-channel USI
- Support USI (Microwire/SPI) master mode
- Full duplex synchronous serial data transfer
- Variable length of transfer word up to 32 bits
- Provide burst mode operation, transmit/receive can be executed up to four times in one transfer
- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently
- Two slave/device select lines
- Fully static synchronous design with one clock domain

### 2-Channel AC97/I<sup>2</sup>S Audio Codec Host Interface

- AHB master port and an AHB slave port are offered in audio controller.
- Always 8-beat incrementing burst
- Always bus lock when 8-beat incrementing burst
- When reach middle and end address of destination address, a DMA\_IRQ is requested to CPU automatically

### **KeyPad Scan Interface**

- Scan up to 16 rows by 8 columns with an external 4 to 16 decoder and 4x8 array without auxiliary component
- Programmable debounce time
- One or two keys scan with interrupt and three keys reset function.
- Wakeup CPU from IDEL/Power Down mode

### **PS2 Host Interface**

- APB slave consisted of PS2 protocol.
- Connect IBM keyboard or bar-code reader through PS2 interface.
- Provide hardware scan code to ASCII translation

- 5 -

#### **Power management**

- Programmable clock enables for individual peripheral
- IDLE mode to halt ARM core and keep peripheral working
- Power-Down mode to stop all clocks included external crystal oscillator.
- Exit IDLE by all interrupts
  - Exit Power-Down by keypad, USB device and external interrupts

#### **Operation Voltage Range**

- 3.0 ~ 3.6 V for IO buffer
- 1.62 ~ 1.98 V for core logic

#### **Operation Temperature Range**

• TBD

### **Operating Frequency**

• Up to 80 MHz


#### Package Type

• 128-pin LQFP



- 6 -

### 3. PIN DIAGRAM




### 4. PIN ASSIGNMENT

Table 4.1 NUC745 Pins Assignment

PIN NAME	128-PIN LQFP
Clock & Reset	( 3 pins )
EXTAL (15M)	40
XTAL (15M)	41
nRESET	25
JTAG Interface	( 5 pins )
TMS	33
TDI	34
TDO	35
ТСК	36
nTRST	37 37
External Bus Interface	( 53 pins )
A [20:0]	89-86,84-82,80-77,75-71,69-65
D [15:0]	110-111,113-116,118-122,124-128
nWBE [1;0] / SDQM [1:0]	108,107
nSCS [1:0]	100,99
nSRAS	101
nSCAS	102
MCKE	98
nSWE	106
MCLK	104
nWAIT / GPIO [30] / nIRQ [3]	96
nBTCS	97
nECS [3:0]	90,92-94
nOE	95

Table 4.1 NUC745 Pins Assignment, continued

PIN NAME	128-PIN LQFP
Ethernet Interface	( 10 pins )
PHY_MDC /	
GPIO [29] /	64
KPROW [1]	
PHY_MDIO /	X C X
GPIO [28] /	63
KPROW [0]	
PHY_TXD [1:0] /	Con On
GPIO [27:26] /	62,60
KPCOL [7:6]	
PHY_TXEN /	20.0
GPIO [25] /	59
KPCOL [5]	
PHY_REFCLK /	- 7.0
GPIO [24] /	58
KPCOL [4]	
PHY_RXD [1:0] /	
GPIO [23:22] /	57,55
KPCOL [3:2]	
PHY_CRSDV /	
GPIO [21] /	54
KPCOL [1]	
PHY_RXERR /	
GPIO [20] /	53
KPCOL [0]	
AC97/I <sup>2</sup> S/PWM/UART3	( 5 pins )
AC97_nRESET /	
I2S_MCLK /	
GPIO [0] /	44
nIRQ [2] /	
USB_PWREN	



- 9 -

Table 4.1 NUC745 Pins Assignment, continued

	128-PIN LQFP
AC97/I <sup>2</sup> S/PWM/UART3	( 5 pins )
AC97_DATAI /	
I2S_DATAI /	
PWM [0] /	45
DTR3/	No P St.
GPIO [1]	1962 607
AC97_DATAO /	G22 Tra
I <sup>2</sup> S_DATAO /	
PWM [1] /	46
DSR3/	
GPIO [2]	
AC97_SYNC /	S22 (0)
I <sup>2</sup> S_LRCLK /	(O) /
PWM [2] /	47
TXD3/	
GPIO [3]	15
AC97_BITCLK /	
I <sup>2</sup> S_BITCLK /	
PWM [3] /	48
RXD3	
GPIO [4]	
USB Interface	( 4 pins )
DP0	7
DN 0	6
DP1	2
DN1	3
Miscellaneous	( 7 pins )
nIRQ [1] /	
GPIO [17] /	32
USB_OVRCUR	
nIRQ [0] /	31
GPIO [16]	51
nWDOG /	
GPIO [15] /	38
USB_PWREN TEST	26

Table 4.1 NUC745 Pins Assignment, continued

PIN NAME	128-PIN LQFP
I <sup>2</sup> C/USI(SPI/MW)	( 4 pins )
SCL0 /	
SFRM /	17
TIMER0 /	
GPIO [11]	
SDA0 /	
SSPTXD /	18
TIMER1 /	
GPIO [12]	
SCL1 /	
SCLK /	19
GPIO [13] /	
KPROW [3]	
SDA1 /	
SSPRXD /	20
GPIO [14] /	
KPROW [2]	
UART0/UART1/UART2/PS2	( 6 pins )
	10
GPIO [5]	
RXD0 /	11
GPIO [6]	
TXD1 /	12
GPIO [7]	
RXD1 /	13
GPIO [8]	
CTS1 /	
TXD2(IrDA) / PS2_CLK /	14
GPIO [9]	
RTS1/	
RXD2(IrDA) /	15
PS2_DATA / GPIO [10]	

Table 4.1 NUC745 Pins Assignment, continued

PIN NAME	128-PIN LQFP	
XDMA	( 2 pins )	
nXDREQ /	51	
GPIO [19] /	51	
nXDACK /	52	
GPIO [18] /	32	
Power/Ground	( 36 pins )	
VDD18	21,43,49,85,112	
VSS18	22,50,81,109	
VDD33	9,23,42,61,76,103,117	
VSS33	16,24,39,56,70,91,105,123	
USBVDD	1,8	
USBVSS	4,5	
PLLVDD18	27,30	
PLLVSS18	28,29	

- 12 -



### 5. PIN DESCRIPTION

Table 5.1	NUC745 Pins	Description
-----------	-------------	-------------

15MHz External Clock / Crystal Input         15MHz Crystal Output         System Reset, active-low         JTAG Test Mode Select, internal pull-up with 70K ohm         JTAG Test Data in, internal pull-up with 70K ohm         JTAG Test Data out         JTAG Test Clock, internal pull-down with 58K ohm
15MHz Crystal Output         System Reset, active-low         JTAG Test Mode Select, internal pull-up with 70K ohm         JTAG Test Data in, internal pull-up with 70K ohm         JTAG Test Data out
System Reset, active-low         JTAG Test Mode Select, internal pull-up with 70K ohm         JTAG Test Data in, internal pull-up with 70K ohm         JTAG Test Data out
JTAG Test Mode Select, internal pull-up with 70K ohm JTAG Test Data in, internal pull-up with 70K ohm JTAG Test Data out
JTAG Test Data in, internal pull-up with 70K ohm JTAG Test Data out
JTAG Test Data in, internal pull-up with 70K ohm JTAG Test Data out
JTAG Test Data out
JTAG Test Clock, internal pull-down with 58K ohm
JTAG Reset, active-low, internal pull-up with 70K ohm
Address Bus (MSB) of external memory and IO devices.
Address Bus of external memory and IO devices.
Data Bus (LSB) of external memory and IO device. The internal pull-up resistors are turned on when D[15:0] is in input mode.
Write Byte Enable for specific device (nECS [1:0]).
Data Bus Mask signal for SDRAM (nSCS [1:0]), active-low.
SDRAM chip select for two external banks, active-low.
Row Address Strobe for SDRAM, active-low.
Column Address Strobe for SDRAM, active-low.
SDRAM Clock Enable, active-high
SDRAM Write Enable, active-low
System Master Clock Out, SDRAM clock, output with slew-rate control
External Wait, active-low. This pin indicates that the external devices need more active cycle during access operation. General Programmable In/Out Port GPIO[30]. If memory and IO devices in EBI
do not need wait request, it can be configured as GPIO[30] or nIRQ3.
ROM/Flash Chip Select, active-low.
External I/O Chip Select, active-low.
ROM/Flash, External Memory Output Enable, active-low.

Table 5.1 NUC745 Pins Description, continued

PIN NAME	IO TYPE	DESCRIPTION
Ethernet Interfac	е	
PHY_MDC / GPIO [29] / KPROW [1]	IOU	RMII Management Data Clock for Ethernet. It is the reference clock of MDIO Each MDIO data will be latched at the rising edge of MDC clock. General Programmable In/Out Port [29] Keypad ROW[1] scan output.
PHY_MDIO / GPIO [28] / KPROW [0]	Ю	RMII Management Data I/O for Ethernet. It is used to transfer RMII contro and status information between PHY and MAC. General Programmable In/Out Port [28] Keypad ROW[0] scan output.
PHY_TXD [1:0] / GPIO [27:26] / KPCOL [7:6]	IOU	2-bit Transmit Data bus for Ethernet. General programmable In/Out Port [27:26] Keypad column input [7:6], active low
PHY_TXEN / GPIO [25] / KPCOL [5]	IOU	PHY_TXEN shall be asserted synchronously with the first 2-bit of the preamble and shall remain asserted while all di-bits to be transmitted are presented. Of course, it is synchronized with PHY_REFCLK. General Programmable In/Out Port [25] Keypad column input [5], active low
PHY_REFCLK / GPIO [24] / KPCOL [4]	IOS	Reference Clock. The clock shall be 50MHz +/- 50 ppm with minimum 35% duty cycle at high or low state. General Programmable In/Out port [24] Keypad column input [4], active low
PHY_RXD [1:0] / GPIO [23:22] / KPCOL [3:2]	IOS	2-bit Receive Data bus for Ethernet. General Programmable In/Out Port [23:22] Keypad column input [3:2], active low
PHY_CRSDV / GPIO [21] / KPCOL [1]	IOS	Carrier Sense / Receive Data Valid for Ethernet. The PHY_CRSDV shall be asserted by PHY when the receive medium is non-idle. Loss of carrier sha result in the de-assertion of PHY_CRSDV synchronous to the cycle of PHY_REFCLK, and only on 2-bit receive data boundaries. General Programmable In/Out port [21] Keypad column input [1], active low
PHY_RXERR / GPIO [20] /	IOS	Receive Data Error for Ethernet. It indicates a data error detected by PHY.The assertion should be lasted for longer than a period of PHY_REFCLK. When PHY_RXERR is asserted, the MAC will report a CRC error. General programmable In/Out port [20] Keypad column input [0], active low

Table 5.1 NUC745 Pins Description, continued

PIN NAME	IO TYPE	DESCRIPTION		
AC97/I2S/PWM/UA	RT3			
AC97_nRESET /		AC97 CODEC Host Interface RESET Output.		
I <sup>2</sup> S_MCLK /		I <sup>2</sup> S CODEC Host Interface System Clock Output.		
GPIO [0] /	IOU	General Purpose In/Out port [0]		
nIRQ [2] /		External interrupt request.		
USB_PWREN		USB host power enable output		
AC97_DATAI /		AC97 CODEC Host Interface Data Input.		
I <sup>2</sup> S_DATAI /		I <sup>2</sup> S CODEC Host Interface Data Input.		
PWM [0] /	IOU	PWM Channel 0 output.		
DTR3/		Data Terminal Ready for UART3.		
GPIO [1]		General Purpose In /Out port [1]		
AC97_DATAO /		AC97 CODEC Host Interface Data Output.		
I <sup>2</sup> S_DATAO /		I <sup>2</sup> S CODEC Host Interface Data Output.		
PWM [1] /	IOU	PWM Channel 1 output.		
DSR3/		Data Set Ready for UART3.		
GPIO [2]		General Purpose In/Out port [2]		
AC97_SYNC /		AC97 CODEC Host Interface Synchronous Pulse Output.		
I <sup>2</sup> S_LRCLK /		I <sup>2</sup> S CODEC Host Interface Left/Right Channel Select Clock.		
PWM [2] /	IOU	PWM Channel 2 output.		
TXD3/		Transmit Data for UART3.		
GPIO [3]		General Purpose In/Out port [3]		
AC97_BITCLK /		AC97 CODEC Host Interface Bit Clock Input.		
I <sup>2</sup> S_BITCLK /		I <sup>2</sup> S CODEC Host Interface Bit Clock.		
PWM [3] /	IOS	PWM Channel 3 output.		
RXD3 /		Receive Data for UART3.		
GPIO [4]		General Purpose In/Out port [4].		
USB Interface				
DP0	IO	Differential Positive USB IO signal		
DN0	IO	Differential Negative USB IO signal		
DP1	IO	Differential Positive USB IO signal		
DN1	IO	Differential Negative USB IO signal		
Miscellaneous				
nIRQ [1:0] /		External Interrupt Request		
GPIO [17:16] /	IOU	General Purpose I/O		
USB_OVRCUR	100			
Carl Mar		nIRQ1 is used as USB host over-current detection input		
nWDOG /		Watchdog Timer Timeout Flag and Keypad 3-keys reset output, active low		
GPIO [15] /	IOU	General Purpose In/output		
USB_PWREN TEST		USB host power switch enable output		
	IDS	This test pin must be short to ground or left unconnected		

St. All

	IO TYPE	DESCRIPTION
I <sup>2</sup> C/USI		
SCL0 /		I <sup>2</sup> C Serial Clock Line 0.
SFRM /		USI Serial Frame.
TIMER0 /	IOU	Timer0 time out output.
GPIO [11]		General Purpose In/Out port [11].
SDA0 /		I <sup>2</sup> C Serial Data Line 0
SSPTXD /		USI Serial Transmit Data
TIMER1 /	IOU	Timer1 time out output
GPIO [12]		General Purpose In/Out port [12]
SCL1 /		I <sup>2</sup> C Serial Clock Line 1
SCLK /		USI Serial Clock
GPIO [13] /	IOU	General Purpose In/Out port [13]
KPROW [3]		Keypad row scan output [3]
SDA1 /		$I^2$ C Serial Data Line 1
SSPRXD /		USI Serial Receive Data
GPIO [14] /	IDU	
		General Purpose In/Out port [14]
KPROW [2]	DTO	Keypad scan output [2]
UARTO/UART1/UA	R12	LIADTO Transmit Data
TXD0 /	IOU	UART0 Transmit Data.
GPIO [5]		General Purpose In/Out [5]
RXD0 /	IOU	UART0 Receive Data.
GPIO [6]		General Purpose In/Out [6]
TXD1 /	IOU	UART1 Transmit Data.
GPIO [7]		General Purpose In/Out [7]
RXD1 /	IOU	UART1 Receive Data.
GPIO [8]		General Purpose In/Out [8]
CTS1/		UART1 Clear To Send for Bluetooth application
TXD2(IrDA) /	IOU	UART2 Transmit Data supporting SIR IrDA.
PS2_CLK /		PS2 Interface Clock Input/Output
GPIO [9]		General Purpose In/Out [9]
RTS1/		UART1 Request To Send for Bluetooth application
RXD2(IrDA) /	IOU	UART2 Receive Data supporting SIR IrDA.
PS2_DATA /		PS2 Interface Bi-Directional Data Line.
GPIO [10]		General Purpose In/Out [10]
nXDREQ /	IO	External DMA Request.
GPIO [19] / nXDACK /		General Purpose In/Out [19] External DMA Acknowledgement.
INDAGK /	IO	General Purpose In/Out [18]

Table 5.1 NUC745 Pins Description, continued

Table 5.1 NUC745 Pins Description, continued

PIN NAME	ΙΟ ΤΥΡΕ	DESCRIPTION
Power/Ground		
VDD18	Р	Core Logic power (1.8V)
VSS18	G	Core Logic ground (0V)
VDD33	Р	IO Buffer power (3.3V)
VSS33	G	IO Buffer ground (0V)
USBVDD	Р	USB power (3.3V)
USBVSS	G	USB ground (0V)
DVDD18	Р	PLL Digital power (1.8V)
DVSS18	G	PLL Digital ground (0V)
AVDD18	Р	PLL Analog power (1.8V)
AVSS18	G	PLL Analog ground (0V)

- 17 -

PIN NO.	DEFAULT	FUNCTION0	FUNCTION1	FUNCTION2	FUNCTION:							
		USB1.1 Host/	Device Interface									
1	USBVDD	USBVDD			-							
2	DP1	DP1		15	-							
3	DN1	DN1	- X.	XJ	-							
4	USBVSS	USBVSS	- 3	0.00	-							
5	USBVSS	USBVSS	-	00:00	-							
6	DN0	DN0	-	4 Con 19	2 -							
7	DP0	DP0	-		-n-							
8	USBVDD	USBVDD	-	- 49	6 6							
9	VDD33	VDD33	-	- 1	6.2							
UART[2:0]/PS2 Interface												
10	GPIO[5]	GPIO[5]	UART_TXD0	-	(Q))							
11	GPIO[6]	GPIO[6]	UART_RXD0	-	102							
12	GPIO[7]	GPIO[7]	UART_TXD1	-	-							
13	GPIO[8]	GPIO[8]	UART_RXD1	-	-							
14	GPIO[9]	GPIO[9]	UART_TXD2	UART_CTS1	PS2_CLK							
15	GPIO[10]	GPIO[10]	UART_RXD2	UART_RTS1	PS2_DATA							
16	VSS33	VSS33	-	-	-							
I <sup>2</sup> C/USI Interface												
17	GPIO[11]	GPIO[11]	I <sup>2</sup> C_SCL0	SSP_FRAM	TIMER0							
18	GPI0[12]	GPIO[12]	I <sup>2</sup> C_SDA0	SSP_TXD	TIMER1							
19	GPIO[13]	GPIO[13]	I <sup>2</sup> C_SCL1	SSP_SCLK	KPI_ROW[3]							
20	GPIO[14]	GPIO[14]	I <sup>2</sup> C_SDA1	SSP_RXD	KPI_ROW[2							
21	VDD18	VDD18	-	-	-							
22	VSS18	VSS18	-	-	-							
23	VDD33	VDD33	-	-	-							
24	VSS33	VSS33	-	-	-							
		System R	eset & TEST									
25	nRESET	nRESET	-	-	-							
26	TEST	TEST	-	-	-							

### Table 5.2 NUC745 128-pin LQFP Multi-function List



Table 5.2 NUC745 128-pin LQFP Multi-function List, continued

PIN NO.	DEFAULT	FUNCTION0	FUNCTION1	FUNCTION2	FUNCTION3	
		AC97/I <sup>2</sup> S/PW	M/UART3 Interface		•	
44	GPIO[0]	GPIO[0]	AC97_nRESET or I <sup>2</sup> SMCLK	nIRQ [2]	USB_PWREN	
45	GPIO[1]	GPIO[1]	AC97_DATAI or I <sup>2</sup> SDATAI	PWM0	UART_DTR3	
46	46 GPIO[2] GPIO[2]		AC97_DATAO or I <sup>2</sup> SDATAO	PWM1	UART_DSR3	
47 GPIO[3]		GPIO[3]	AC97_SYNC or I <sup>2</sup> SLRCLK	PWM2	UART_TXD3	
48	GPIO[4]	GPIO[4]	AC97_BITCLK or I <sup>2</sup> SBITCLK	PWM3	UART_RXD3	
49	VDD18	VDD18	-	-	-	
50	VSS18	VSS18	-	-	-	
		XD	MAREQ	T	Т	
51	GPIO[19]	GPIO[19]	nXDREQ	-	-	
52	GPIO[18]	GPIO[18]	nXDACK	-	-	
Г			II/KeyPad Interface	1	1	
53	GPIO[20]	GPIO[20]	PHY_RXERR	KPI_COL[0]	-	
54	GPIO[21]	GPIO[21]	PHY_CRSDV	KPI_COL[1]	-	
55	GPIO[22]	GPIO[22]	PHY_RXD[0]	KPI_COL[2]	-	
56	VSS33	VSS33	-	-	-	
57	GPIO[23]	GPIO[23]	PHY_RXD[1]	KPI_COL[3]	-	
58	GPIO[24]	GPIO[24]	PHY_REFCLK	KPI_COL[4]	-	
59	GPIO[25]	GPIO[25]	PHY_TXEN	KPI_COL[5]	-	
60	GPIO[26]	GPIO[26]	PHY_TXD[0]	KPI_COL[6]	-	
61	VDD33	VDD33	-	-	-	
62	GPIO[27]	GPIO[27]	PHY_TXD[1]	KPI_COL[7]	-	
63	GPIO[28]	GPIO[28]	PHY_MDIO	KPI_ROW[0]		
64	GPIO[29]	GPIO[29]	PHY_MDC	KPI_ROW[1]		

Table 5.2 NUC745 128-pin LQFP Multi-function List, continued

Publication Release Date: November 23, 2013 Revision A3

- 20 -

PIN NO.	DEFAULT	FUNCTION0	FUNCTION1	FUNCTION2	FUNCTION	
		Memory Add	lress/Data/Control		•	
65	A[0]	A[0]	C.S.Y	100	-	
66	A[1]	A[1]	<u> </u>	X	-	
67	A[2]	A[2]	- 33	S SR	-	
68	A[3]	A[3]	-	5 TA	-	
69	A[4]	A[4]	-	"On "V	2	
70	VSS33	VSS33	-	20	on-	
71	A[5]	A[5]	-	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	A CA	
72	A[6]	A[6]	-	- ~	600	
73	A[7]	A[7]	-	-	YON Y	
74	A[8]	A[8]	-	-	(Y)	
75	A[9]	A[9]	-	-	- 02	
76	VDD33	VDD33	-	-	-	
77	A[10]	A[10]	-	-	-	
78	A[11]	A[11]	-	-	-	
79	A[12]	A[12]	-	-	-	
80	A[13]	A[13]	-	-	-	
81	VSS18	VSS18	-	-	-	
82	A[14]	A[14]	-	-	-	
83	A[15]	A[15]	-	-	-	
84	A[16]	A[16]	-	-	-	
85	VDD18	VDD18	-	-	-	
86	A[17]	A[17]	-	-	-	
87	A[18]	A[18]	-	-	-	
88	A[19]	A[19]	-	-	-	
89	A[20]	A[20]	-	-	-	
90	nECS[3]	nECS[3]	-	-	-	
91	VSS33	VSS33	-	-	-	

Table 5.2 NUC745 128-pin LQFP Multi-function List, continued



- 21 -

PIN NO.	DEFAULT	FUNCTION0	FUNCTION1	FUNCTION2	FUNCTION3	
		Memory Addre	ess/Data/Control	•		
92	nECS[2]	nECS[2]	S S S	- 26	-	
93	nECS[1]	nECS[1]	×97.	IX.	-	
94	nECS[0]	nECS[0]	- 20	5 23	-	
95	nOE	nOE	-	ST A	-	
96	nWAIT	GPIO[30]	nWAIT	nIRQ [3]	D	
97	nBTCS	nBTCS	-	20	20 -	
98	MCKE	MCKE	-	~```	5	
99	nSCS[0]	nSCS[0]	-	- 9	202	
100	nSCS[1]	nSCS[1]	-	-	20.0	
101	nSRAS	nSRAS	-	-	200	
102	nSCAS	nSCAS	-	-	-15	
103	VDD33	VDD33	-	-	- 18	
104	MCLK	MCLK	-	-	-	
105	VSS33	VSS33	-	-	-	
106	nSWE	nSWE	-	-	-	
107	nWBE/SDQM[0]	nWBE or SDQM[0]				
108	nWBE/SDQM[1]	nWBE or SDQM[1]				
109	VSS18	VSS18	-	-	-	
110	D[15]	D[15]	-	-	-	
111	D[14]	D[14]	-	-	-	
112	VDD18	VDD18	-	-	-	
113	D[13]	D[13]	-	-	-	
114	D[12]	D[12]	-	-	-	
115	D[11]	D[11]	-	-	-	
116	D[10]	D[10]	-	-	-	
117	VDD33	VDD33	-	-	-	
118	D[9]	D[9]	-	-	-	
119	D[8]	D[8]	-	-	-	
120	D[7]	D[7]	-	-	-	

Table 5.2 NUC745 128-pin LQFP Multi-function List, continued



- 22 -

PIN NO.	DEFAULT	FUNCTION0	FUNCTION1	FUNCTION2	FUNCTION3								
	Memory Address/Data/Control												
121	D[6]	D[6]	NY CO		-								
122	D[5]	D[5]	S.	- 18 C	-								
123	VSS33	VSS33	- 10	Xat	-								
124	D[4]	D[4]	- 19	2.00	-								
125	D[3]	D[3]	-	10:00	-								
126	D[2]	D[2]	-	Sho (	Co								
127	D[1]	D[1]	-	500	15								
128	D[0]	D[0]	-	- ~2	0.00								

Table 5.2 NUC745 128-pin LQFP Multi-function List, continued

### 6. FUNCTIONAL DESCRIPTION

### 6.1 ARM7TDMI CPU CORE

The ARM7TDMI CPU core is a member of the Advanced RISC Machines (ARM) family of generalpurpose 32-bit microprocessors, which offer high performance for very low power consumption. The architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of micro-programmed Complex Instruction Set Computers. Pipelining is employed so that all parts of the processing and memory systems can operate continuously. The high instruction throughput and impressive real-time interrupt response are the major benefits.

The ARM7TDMI CPU core has two instruction sets:

- (1) The standard 32-bit ARM set
- (2) A 16-bit THUMB set

The THUMB set's 16-bit instruction length allows it to approach twice the density of standard ARM core while retaining most of the ARM's performance advantage over a traditional 16-bit processor using 16-bit registers. THUMB instructions operate with the standard ARM register configuration, allowing excellent interoperability between ARM and THUMB states. Each 16-bit THUMB instruction has a corresponding 32-bit ARM instruction with the same effect on the processor model.

ARM7TDMI CPU core has 31 x 32-bit registers. At any one time, 16 sets are visible; the other registers are used to speed up exception processing. All the register specified in ARM instructions can address any of the 16 registers. The CPU also supports 5 types of exception, such as two levels of interrupt, memory aborts, attempted execution of an undefined instruction and software interrupts.




Figure 6.1.1 ARM7TDMI CPU Core Block Diagram

### 6.2 System Manager

#### 6.2.1 Overview

The NUC745 system manager has the following functions.

- System memory map
- Data bus connection with external memory
- Product identifier register
- Bus arbitration
- PLL module
- Clock select and power saving control register
- Power-On setting

### 6.2.2 System Memory Map

NUC745 provides 2G bytes cacheable address space and the other 2G bytes are non-cacheable. The On-Chip Peripherals bank is on 1M bytes top of the space (0xFFF0\_0000 – 0xFFF\_FFF) and the On-Chip RAM bank's start address is 0xFFE0.0000, the other banks can be located anywhere (cacheable space:0x0000\_0000~0x7FDF\_FFF) if Cache ON; non-cacheable space: 0x8000\_0000~0xFFDF\_FFF).

The size and location of each bank is determined by the register settings for "current bank base address pointer" and "current bank size". Please note that when setting the bank control registers, the address boundaries of consecutive banks must not overlap.

Except On-Chip Peripherals and On-Chip RAM, the start address of each memory bank is not fixed. You can use bank control registers to assign a specific bank start address by setting the bank's base pointer (13 bits). The address resolution is 256K bytes. The bank's start address is defined as "base pointer << 18" and the bank's size is "current bank size".

In the event of an access requested to an address outside any programmed bank size, an abort signal is generated. The maximum accessible memory size of each external IO bank is 4M bytes (by word format), and 64M bytes on each SDRAM bank.




Figure 6.2.1 System Memory Map

Publication Release Date: November 23, 2013 Revision A3

- 26 -

Table 6.2.1 On-Chip Peripherals Memory Map								
BASE ADDRESS	DESCRIPTION							
	AHB Peripherals							
0xFFF0_0000	Product Identifier Register (PDID)							
0xFFF0_0004	Arbitration Control Register (ARBCON)							
0xFFF0_0008	PLL Control Register 0(PLLCON0)							
0xFFF0_000C	Clock Select Register (CLKSEL)							
0xFFF0_0010	PLL Control Register 1 (PLLCON1)							
0xFFF0_0014	Audio I <sup>2</sup> S Clock Control Register (I <sup>2</sup> SCKCON)							
0xFFF0_0020	IRQ Wakeup Control Register (IRQWAKEUPCON)							
0xFFF0_0024	IRQ Wakeup Flag Register (IRQWAKEFLAG)							
0xFFF0_0028	Power Manager Control Register (PMCON)							
0xFFF0_0030	USB Transceiver Control Register (USBTXRCON)							
0xFFF0_1000	EBI Control Register (EBICON) Control Registers							
0xFFF0_1004	ROM/FLASH (ROMCON) Control Registers							
0xFFF0_1008	SDRAM bank 0 – 1 Control Registers							
0xFFF0_1018	External I/O 0 – 3 Control Registers							
0xFFF0_2000	Cache Controller Control Registers							
0xFFF0_3000	Ethernet MAC Controller Control Registers							
0xFFF0_4000	GDMA 0 – 1 Control Registers							
0xFFF0_5000	USB Host Controller Control Registers							
0xFFF0_6000	USB Device Controller Control Registers							
0xFFF0_9000	AC97/I <sup>2</sup> S Controller Control Registers							
	APB Peripherals							
0xFFF8_0000	UART 0 (Tx, RX for console)							
0xFFF8_0100	UART 1 (Tx, Rx, for bluetooth)							
0xFFF8_0200	UART 2 (bluetooth CTS, RTS/ IrDA Tx, Rx)							
0xFFF8_0300	UART 3 (micro-print DTR, DTS, Tx, Rx)							
0xFFF8_1000	Timer 0 – 1, WDOG Timer							
0xFFF8_2000	Interrupt Controller							
0xFFF8_3000	GPIO							
0xFFF8_6000	l <sup>2</sup> C-0 Control Registers							
0xFFF8_6100	I <sup>2</sup> C-1 Control Registers							
0xFFF8_6200	USI Control Registers							
0xFFF8_7000	Pulse Width Modulation (PWM) Control Registers							
0xFFF8_8000	KeyPad Interface Control Register (KPI)							
0xFFF8_9000	PS2 Control Registers							

### Table 6.2.1 On-Chip Peripherals Memory Map

- 27 -

### 6.2.3 Address Bus Generation

The NUC745 address bus generation is depended on the required data bus width of each memory bank. The data bus width is determined by **DBWD** bits in each bank's control register.

The maximum accessible memory size of each external IO bank is 4M bytes.

DATA BUS	EXTERNAL ADDRESS PINS	
WIDTH	A [20:0]	MAXIMUM ACCESSIBLE MEMORY SIZE
8-bit	A20 – A0 (Internal)	2M bytes
16-bit	A21 – A1 (Internal)	2M half-words

#### Table 6.2.2 Address Bus Generation Guidelines

### 6.2.4 Data Bus Connection with External Memory

#### 6.2.4.1. Memory formats

The NUC745 can be configured as big endian or little endian mode by pull up or down the external data bus D14 pin. If D14 is pull up, then it is a little endian mode, otherwise, it is a big endian mode.

### Little endian

In little endian format, the lowest addressed byte in a word is considered the least significant byte of the word and the highest addressed byte is the most significant. So the byte at address 0 of the memory system connects to data lines 7 through 0.

For a word aligned address A, Figure 6.2.2 shows how the half-word at addresses A and A+2, and the bytes at addresses A, A+1, A+2, and A+3 map on to each other when **D14** pin is High.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Half-word at address A														
			ł	lali	f-w	ord	at	ad	dre	SS .	A+2	2			
E	Byte at address A+1 Byte at address A														
E	Byte at address A+3 Byte at address A+2											2			

Figure 6.2.2 Little endian addresses of bytes and half-words within half words


- 28 -

### **Big endian**

In Big endian format, the NUC745 stores the most significant byte of a word at the lowest numbered byte, and the least significant byte at the highest-numbered byte. So the byte at address 0 of the memory system connects to data lines 31 through 24.


For a word aligned address A, Figure 6.2.3 shows how the half-word at addresses A and A+2, and the bytes at addresses A, A+1, A+2, and A+3 map on to each other when the **D14** pin is Low.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Half-word at address A														
				Hal	f-w	orc	l at	ad	dre	ss	<b>A</b> +	2			S
	By	te a	at a	ddı	res	s A		E	3yt	e at	t ad	ldre	ess	A+	1
E	Byte at address A+2 Byte at address A+3											.3			



### 6.2.4.2. Connection of External Memory with Various Data Width

The system diagram for NUC745 connecting with the external memory is shown in Figure 6.2.4. Below tables (Table 6.2.3 through Table 6.2.14) show the program/data path between CPU register and the external memory using little / big endian and word/half-word/byte access.



### Figure 6.2.4 Address/Data bus connection with external memory

- 29 -




Figure 6.2.5 CPU registers Read/Write with external memory

### Table 6.2.3 and Table 6.2.4

Using big-endian and word access, Program/Data path between register and external memory

WA = Address whose LSB is 0,4,8,C X = Don't care

nWBE [1-0] / SDQM [1-0] = A means active and U means inactive

ACCESS OPERATION	WR		TION (CPU R	EGISTER 🗲	EXTERNAL	MEMORY)
XD WIDTH	HALF	WORD			BYTE	
Bit Number CPU Reg Data	• •	0 SCD			31 0 ABCD	
SA		/A			WA	
Bit Number SD	31 AB	0 CD		3 <sup>.</sup> A	1 0 BCD	
Bit Number ED	15 0 AB	15 0 CD	7 0 A	7 0 B	7 0 C	7 0 D
XA	WA	WA+2	WA	WA+1	WA+2	WA+3
nWBE [1-0] / SDQM [1-0]	AA	AA	ХА	ХА	ХА	ХА
Bit Number XD	15 0 AB	15 0 CD	7 0 A	7 0 B	7 0 C	7 0 D
Bit Number Ext. Mem Data	15 0 AB	15 0 CD	7 0 A	7 0 B	7 0 C	7 0 D
Timing Sequence	1st write	2nd write	1st write	2nd write	3rd write	4th write

- 30 -

ACCESS OPERATION	RE	AD OPERATI	ON (CPU REG	ISTER 🗲 EXT	ERNAL MEMO	ORY)
XD WIDTH	HALF	WORD	an .	BY	TE	
Bit Number CPU Reg Data	-	0 AB	173		0 BA	
SA	W	Ά	X	W	Ά	
Bit Number SD	31 CD	0 AB	31 0 D C B A			
Bit Number ED	31 0 CD XX	31 0 CD AB	31 0 D X X X	31 0 D C X X	31 0 D C B X	31 0 D C B A
ХА	WA	WA+2	WA	WA+1	WA+2	WA+3
SDQM [1-0]	AA	AA	ХА	ХА	ХА	XA
Bit Number XD	15 0 CD	15 0 AB	7 0 D	7 0 C	7 0 B	7 0 A
Bit Number Ext. Mem Data	15 0 CD	15 0 AB	7 0 D	7 0 C	7 0 B	7 0 A
Timing Sequence	1st read	2 <sup>nd</sup> read	1st read	2nd read	3rd read	4th read

Table 6.2.4 Word access read operation with Big Endian


### Table 6.2.5 and Table 6.2.6

Using big-endian and half-word access, Program/Data path between register and external memory.

HA = Address whose LSB is 0,2,4,6,8,A,C,E X = Don't care

nWBE [1-0] / SDQM [1-0] = A means active and U means inactive

ACCESS OPERATION	WRITE OPERATION (CPU REGISTER -> EXTERNAL MEMORY)			
XD WIDTH	HALF WORD	BY	TE	
Bit Number CPU Reg Data	31 0 ABCD			
SA	HA	н	A	
Bit Number SD	31 0 CD CD	31 0 CD CD	31 0 CD CD	
Bit Number ED	31 0 CD CD	7 0 C	7 0 D	
ХА	HA	HA	HA+1	
nWBE [1-0] / SDQM [1-0]	AA	ХА	ХА	
Bit Number XD	15 0 CD	7 0 C	7 0 D	
Bit Number Ext. Mem Data	15 0 CD	7 0 C	7 0 D	
Timing Sequence	6	1st write	2nd write	



- 31 -

ACCESS OPERATION	READ OPERATION (CPU REGISTER 🗲 EXTERNAL MEMORY)				
XD WIDTH	HALF WORD	ВҮТЕ			
Bit Number CPU Reg Data	15 0 CD	15 0 DC			
SA	НА	НА			
Bit Number SD	15 0 CD	15 0 DC			
Bit Number ED	15 0 CD	15 0 DX	15 0 DC		
ХА	HA	НА	HA+1		
SDQM [1-0]	AA	ХА	ХА		
Bit Number XD	15 0 CD	7 0 D	7 0 C		
Bit Number Ext. Mem Data	15 0 CD	7 0 D	7 0 C		
Timing Sequence		1st read	2nd read		

Table 6.2.6 Half-word access read operation with Big Endian

### Table 6.2.7 and Table 6.2.8

Using big-endian and byte access, Program/Data path between register and external memory. BA = Address whose LSB is 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F BAL = Address whose LSB is 0,2,4,6,8,A,C,E BAU = Address whose LSB is 1,3,5,7,9,B,D,F

DAL = Addless whose Lob is 0,2,4,0,0,A,0,L = DA0 = Addless whose Lob is 1,0,0,7,0,L



105	Sie olzin Byte deees	s write operation wit		
ACCESS OPERATION	WRITE OPERATION (CPU REGISTER EXTERNAL MEMORY)			
XD WIDTH	HALF WORD		BYTE	
Bit Number CPU Reg Data	• •	0 BCD	31 0 ABCD	
SA	BAL	BAU	BA	
Bit Number SD	31 0 D D D D	31 0 D D D D	31 0 D D D D	
Bit Number ED	15 8 D	7 0 D	7 0 D	
ХА	BAL	BAL	ВА	
nWBE [1-0] / SDQM [1-0]	AU	UA	XA	
Bit Number XD	15 0 D X	15 0 X D	7 0 D	
Bit Number Ext. Mem Data	15 8 D	7 0 D	7 0 D	
Timing Sequence			~ 022	

Table 6.2.7 Byte access write operation with Big Endian

Table 6.2.8 Byte access read operation with Big Endian

#### Table 6.2.9 and Table 6.2.10

Using little-endian and word access, Program/Data path between register and external memory WA = Address whose LSB is 0,4,8,C X = Don't care

nWBE [1-0] / SDQM [1-0] = A means active and U means inactive

ACCESS OPERATION	WRITE OPERATION (CPU REGISTER -> EXTERNAL MEMORY)				DRY)	
XD WIDTH	HALF	WORD		BYTE		
Bit Number CPU Reg Data	31 0 ABCD			31 0 ABCD		
SA	W	/A	WA			2
Bit Number SD	31 AB	0 CD	31 0 A B C D			Ch.
Bit Number ED	15 0 CD	15 0 AB	7 0 D	7 0 C	7 0 B	7 0 A
ХА	WA	WA+2	WA	WA+1	WA+2	WA+3
nWBE [1-0] / SDQM [1-0]	AA	AA	ХА	ХА	ХА	ХА
Bit Number XD	15 0 CD	15 0 AB	7 0 D	7 0 C	7 0 B	7 0 A
Bit Number Ext. Mem Data	15 0 CD	15 0 AB	7 0 D	7 0 C	7 0 B	7 0 A
Timing Sequence	1st write	2nd write	1st write	2nd write	3rd write	4th write

#### Table 6.2.9 Word access write operation with little Endian

ACCESS OPERATION	READ OPERATION (CPU REGISTER 🗲 EXTERNAL MEMORY)					
XD Width	Half Word Byte					
Bit Number CPU Reg Data	31 0 ABCD			31 0 ABCD		
SA	W	'A	WA			
Bit Number SD	31 0 AB CD		31 0 A B C D			
Bit Number ED	31 0 XX CD	31 0 AB CD	31 0 X X X D	31 0 X X C D	31 0 X B C D	31 0 A B C D
ХА	WA	WA+2	WA	WA+1	WA+2	WA+3
SDQM [1-0]	AA	AA	ХА	ХА	ХА	ХА
Bit Number XD	15 0 CD	15 0 AB	7 0 D	7 0 C	7 0 B	7 0 A
Bit Number Ext. Mem Data	15 0 CD	15 0 AB	7 0 D	7 0 C	7 0 B	7 0 A
Timing Sequence	1st write	2nd write	1st write	2nd write	3rd write	4th write

#### Table 6.2.10 Word access read operation with Little Endian



- 34 -

#### Table 6.2.11 and Table 6.2.12

Using little-endian and half-word access, Program/Data path between register and external memory. HA = Address whose LSB is 0,2,4,6,8,A,C,E X = Don't care nWBE [1-0] / SDQM [1-0] = A means active and U means inactive

ACCESS OPERATION WRITE OPERATION (CPU REGISTER -> EXTERNAL MEMORY)					
XD Width	Half Word	CUA Martin	yte		
Bit Number CPU Reg Data	31 0 ABCD		0 BCD		
SA	НА	N/	IA		
Bit Number SD	31 0 CD CD	31 0 CD CD	31 0 CD CD		
Bit Number ED	31 0 CD CD	7 0 D	7 0 C		
ХА	HA	HA	HA+1		
nWBE [1-0] / SDQM [1-0]	AA	XA	ХА		
Bit Number XD	15 0 CD	7 0 D	7 0 C		
Bit Number Ext. Mem Data	15 0 CD	7 0 D			
Timing Sequence		1st write	2nd write		

#### Table 6.2.12 Half-word access read operation with Little Endian

ACCESS OPERATION	READ OPERATION (CPU REGISTER 🗲 EXTERNAL MEMORY)			
XD Width	Half Word	Ву	/te	
Bit Number CPU Reg Data	15 0 CD	_	15 0 CD	
SA	HA	Н	НА	
Bit Number SD	15 0 CD	_	15 0 CD	
Bit Number ED	15 0 CD	15 0 XD	15 0 CD	
XA	HA	НА	HA+1	
SDQM [1-0]	AA	ХА	ХА	
Bit Number XD	15 0 CD	7 0 D	7 0 C	
Bit Number Ext. Mem Data	15 0 CD	7 0 D	7 0 C	
Timing Sequence	On I	1st read	2nd read	

Table 6.2.13 and Table 6.2.14

- 35 -

Using little-endian and byte access, Program/Data path between register and external memory. BA = Address whose LSB is 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F

BAL = Address whose LSB is 0,2,4,6,8,A,C,E BAU = Address whose LSB is 1,3,5,7,9,B,D,F

Table 6.2.13 Byte access write operation with little Endian

ACCESS OPERATION	WRITE OPERATION (CPU REGISTER -> EXTERNAL MEMORY)			
XD Width	Half	Word	Byte	
Bit Number CPU Reg Data	-	0 BCD	31 0 ABCD	
SA	BAL	BAU	BA	
Bit Number SD	31 0 D D D D	31 0 D D D D	31 0 D D D D	
Bit Number ED	7 0 D	15 8 D	7 0 D	
ХА	BAL	BAL	BA	
nWBE [1-0] / SDQM [1-0]	UA	AU	XA	
Bit Number XD	15 0 X D	15 0 D X	7 0 D	
Bit Number Ext. Mem Data	7 0 D	15 8 D	7 0 D	
Timing Sequence		·		

#### Table 6.2.14 Byte access read operation with Little Endian

ACCESS OPERATION	READ OPERATION (CPU REGISTER 🗲 EXTERNAL MEMORY)			
XD Width	Half Word		Byte	
Bit Number CPU Reg Data	7 0 D	7 0 C	7 0 D	
SA	BAL	BAU	ВА	
Bit Number SD	7 0 D	7 0 C	7 0 D	
Bit Number ED	7 0 D	7 0 C	7 0 D	
ХА	BAL	BAL	BA	
SDQM [1-0]	UA	AU	XA	
Bit Number XD	15 0 CD	15 0 CD	7 0 D	
Bit Number Ext. Mem Data		0 D	7 0 D	
Timing Sequence	5			
S.C.		Pul - 36 -	blication Release Date: November 23, 2013 Revision A3	

### nuvoton

#### 6.2.5 **Bus Arbitration**

The NUC745's internal function blocks or external devices can request mastership of the system bus and then hold the system bus in order to perform data transfers. Because the design of NUC745 bus allows only one bus master at a time, a bus controller is required to arbitrate when two or more internal units or external devices simultaneously request bus mastership. When bus mastership is granted to an internal function block or an external device, other pending requests are not acknowledged until the previous bus master has released the bus.

NUC745 supports two priority modes, the Fixed Priority Mode and the Rotate Priority Mode, depends on the ARBCON register **PRTMOD** bit setting.

#### 6.2.5.1. Fixed Priority Mode

In Fixed Priority Mode (PRTMOD=0, default value), to facilitate bus arbitration, priorities are assigned to each internal NUC745 function block. The bus controller arbitration requests for the bus mastership according to these fixed priorities. In the event of contention, mastership is granted to the function block with the highest assigned priority. These priorities are listed in Table 6.2.15.

NUC745 allows raising ARM Core priority to second if an unmasked interrupt occurred. If IPEN bit, Bit 1 of the Arbitration Control Register (ARBCON), is set to "0", the priority of ARM Core is fixed to lowest. If IPEN bit is set to "1" and if no unmasked interrupt request, then the ARM Core's priority is still lowest and the **IPACT**=0, Bit 2 of the **Arbitration Control Register (ARBCON)** ; If there is an unmasked interrupt request, then the ARM Core's priority is raised to first and IPACT=1.

If IPEN is set, an interrupt handler will normally clear IPACT at the end of the interrupt routine to allow an alternate bus master to regain the bus; however, if IPEN is cleared, no additional action need be taken in the interrupt handler. The **IPACT** bit can be read and written. Writing with "0", the **IPACT** bit is cleared, but it will be no effect as writing with "1".

BUS		FUNCTION BLOCK			
PRIORITY	IPACT = 0		IPEN = 1 AND IPACT = 1		
1 (Highest)	Audio Controller (AC97 & I <sup>2</sup>	S)	ARM Core		
2	General DMA0		Audio Controller (AC97 & I <sup>2</sup> S)		
3	General DMA1		General DMA0		
4	EMC DMA		General DMA1		
5	USB Host		EMC DMA		
6	USB Device		USB Host		
7(Lowest)	ARM Core		USB Device		
× L		Ри - 37 -	blication Release Date: November 23, 2013 Revision A3		

#### Table 6.2.15 Bus Priorities for Arbitration in Fixed Priority Mode

#### 6.2.5.2. Rotate Priority Mode

In **Rotate Priority Mode** (**PRTMOD**=1), the **IPEN** and **IPACT** bits have no function (i.e. can be ignored). NUC745 uses a round robin arbitration scheme ensures that all bus masters have equal chance to gain the bus and that a retracted master does not lock up the bus.

#### 6.2.6 Power Management

NUC745 provide three power management scenarios to reduce power consumption. The peripherals' clocks can be enabled / disabled individually by controlling the co-responding bit in **CLKSEL** control register. Software can turn-off the unused modules' clocks to saving the unnecessary power consumption. It also provides **idle** and **power-down** modes to reduce power consumption.




Figure 6.2.6 NUC745 system clock generation diagram

#### IDLE MODE

If the IDLE bit in Power Management Control Register (PMCON) is set, the ARM CORE clock source will be halted, the ARM CORE will not go forward. The AHB or APB clocks still active except the clock to cache controller and ARM are stopped. NUC745 will exit idle state when nIRQ or nFIQ from any peripheral is revived; like keypad, timer overflow interrupts and so on. The memory controller can also be forced to enter idle state if both MIDLE and IDLE bits are set. Software must switch SDRAM into self-refresh mode before forcing memory to enter idle mode.




Figure 6.2.7 Clock management for system idle mode

	✓ IDLE Period →
FOUT (PLL)	
HCLK	
idle_state	
MCLK (ARM)	
HCLK (cache)	
HCLK (memc)	
C D	Case2. IDLE=1, PD=0, MIDLE=1



- 39 -

#### **Power Down Mode**

This mode provides the minimum power consumption. When the NUC745 system is not working or waiting an external event, software can write PD bit "1" to turn off all the clocks includes system crystal oscillator to let ARM CORE enter sleep mode. In this state, all peripherals are also in sleep mode since the clock source is stopped. NUC745 will exit power down state when nIRQ/nFIQ is detected. NUC745 provides external interrupt nIRQ[1:0], keypad, and USB device interfaces to wakeup the system clock.




Figure 6.2.9 Clock management for system power down mode and wake up

- 40 -



#### 6.2.7 Power-On Setting

After power on reset, there are eight Power-On setting pins to configure NUC745 system configuration.

POWER-ON SETTING	PIN
Internal System Clock Select	D15
Little/Big Endian Mode Select	D14
Boot ROM/FLASH Data Bus Width	D [13:12]
Default: Pull-Down in Normal Operation	D9
Default: Pull-Up in Normal Operation	D8

#### D15 pin : Internal System Clock Select

If pin D15 is pull-down, the external clock from EXTAL pin is served as internal system clock.

If pin D15 is pull-up, the PLL output clock is used as internal system clock.

#### D14 pin : Little/Big Endian Mode Select

If pin D14 is pull-down, the external memory format is Big Endian mode.

If pin D14 is pull-up, the external memory format is Little Endian mode.

#### D [13:12] : Boot ROM/FLASH Data Bus Width

D [13	3:12]	BUS WIDTH
Pull-down	Pull-down	8-bit
Pull-down	Pull-up	16-bit
Pull-up	Pull-down	RESERVED
Pull-up	Pull-up	RESERVED

#### 6.2.8 System Manager Control Registers Map

str.	REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
25	PDID	0xFFF0_0000	R	Product Identifier Register	0xX090_0745
gh &	ARBCON	0xFFF0_0004	R/W	Arbitration Control Register	0x0000_0000
1	PLLCON0	0xFFF0_0008	R/W	PLL Control Register 0	0x0000_2F01
X	CLKSEL	0xFFF0_000C	R/W	Clock Select Register	0x1FFF_3FX8
1	PLLCON1	0xFFF0_0010	R/W	PLL Control Register 1	0x0001_0000
	I2SCKCON	0xFFF0_0014	R/W	Audio I <sup>2</sup> S Clock Control Register	0x0000_0000
	IRQWAKECON	0xFFF0_0020	R/W	IRQ Wakeup Control register	0x0000_0000
	IRQWAKEFLAG	0xFFFF_0024	R/W	IRQ wakeup Flag Register	0x0000_0000
	PMCON	0xFFF0_0028	R/W	Power Manager Control Register	0x0000_0000
	USBTxrCON	0xFFF0_0030	R/W	USB Transceiver Control Register	0x0000_0000

- 41 -

### Product Identifier Register (PDID)

This register is read only and lets software can use it to recognize certain characteristics of the chip ID and the version number.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PDID	0xFFF0_0000	R	Product Identifier Register	0xX090_0745

31	30	29	28	27	26	25	24
PACI	KAGE			VEF		200	
23	22	21	20	19	18	17	16
			C	HPID		No.	5
15	14	13	12	11	10	9	8
			C	HPID		J.C.	5
7	6	5	4	3	2	1	0
			C	HPID			No.

BITS		DESCRIPTION
[31:30]	PACKAGE	Package Type Select         These two bits are power-on setting latched from pin D[9:8]         Package [31:30]       Package Type         0       1       128-pin Package
[29:24]	VERSION	Version of chip
[23:0]	CHIPID	The chip identifier of NUC745 is 0x090.0745
		Publication Release Date: November 23, 2013 - 42 - Revision A3

REGISTER	ADDRES	S R/V	v	DES		RESET VALUE		
ARBCON	0xFFF0_00	004 R/V	V Arbitra	tion Contro	ol Register		0x0000_0000	
				1	it in			
31	30	29	28	27	26	25	24	
			RESE	RVED	260	286		
23	22	21	20	19	18	17	16	
			RESE	RVED	Q	54	2	
15	14	13	12	11	10	9	8	
			RESE	RVED		~ <0	10	
7	6	5	4	3	2	1	0	
		RESERVED		-	IPACT	IPEN	PRTMOD	

	BITS		DESCRIPTION
	[31:3]	RESERVED	- 0
	[2]	IPACT	<b>Interrupt priority active.</b> When <b>IPEN</b> ="1", this bit will be set when the ARM core has an unmasked interrupt request. This bit is available only when the <b>PRTMOD</b> =0.
	[1]	IPEN	<ul> <li>Interrupt priority enable bit</li> <li>0 = the ARM core has the lowest priority.</li> <li>1 = enable to raise the ARM core priority to second</li> <li>This bit is available only when the PRTMOD=0.</li> </ul>
教	[0]	PRTMOD	Priority mode select 0 = Fixed Priority Mode (default) 1 = Rotate Priority Mode
			Publication Release Date: November 23, 2013
			- 43 - Revision A3

### Arbitration Control Register (ARBCON)


### PLL Control Register0 (PLLCON0)


NUC745 provides two clock generation options - crystal and oscillator. The external clock via EXTAL(15M) Minput pin as the reference clock input of PLL module. The external clock can bypass the PLL and be used to the internal system clock by pull-down the data D15 pin. Using PLL's output clock for the internal system clock, D15 pin must be pull-up.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PLLCON	0xFFF0_0008	R/W	PLL Control Register	0x0000_2F01

						4 F	
31	30	29	28	27	26	25	24
			RESE	RVED		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0
23	22	21	20	19	18	17	16
		PWDEN					
15	14	13	12	11	10	9	8
			FBI	DV			3
7	6	5	4	3	2	1	0
FBDV	FBDV OTDV		INDV				

	BITS	-		DE	SCRIPTION		
	[31:17]	RESERVED	-				
			Power	down mod	e enable		
	[16]	PWDEN	0 = PLI	L is in norma	al mode (defa	ault)	
			1 = PLI	L is in powe	down mode		
AN .	[15:7]	FBDV		-	livides the ou	i <b>ck divider</b> utput clock from VCO of P	LL.
and a				utput clock		•	
	and the second			OTD	V [6:5]	DIVIDED BY	
X	[6:5]	OTDV		0	0	1	
	[0.0]			0	1	2	
	NG3			1	0	2	
	- ma			1	1	4	
	[4:0]	INDV		<b>put clock d</b> ivider divide		ference clock into the PLL	
		ASON NO	NON	- 44		ation Release Date: Novem	ber 23, 2013 Revision A3







- 45 -

The formula of output clock of PLL is:

Fout = Fin 
$$*\frac{NF}{NR}*\frac{1}{NO}$$

FOUT : Output clock of Output Divider

FIN : External clock into the Input Divider

NR : Input divider value (NR = INDV + 2)

NF : Feedback divider value (NF = FBDV + 2)

NO : Output divider value (NO = OTDV)



RESET

## nuvoTon

USBH

REGISTER	ADDRES	S F	R/W	DES		RESET VALUE	
CLKSEL	0xFFF0_0	00C R	R/W	Clock Select Re	gister		0x1FFF_7FX8
	·			~~~	Nr.		
31	30	29	28	27	26	25	24
	RESERVED		PS2	KPI	RESE	RVED	SSP
23	22	21	20	19	18	17	16
UART3	UART2	UART1	l <sup>2</sup> C1	l <sup>2</sup> C0	RESERVED	PWM	AC97
15	14	13	12	11	10	9	8
USBCKS	USBD	GDMA	RI	ESERVED	EMC	RESERVE	D WDT
7	6	5	4	3	2	1	0

CLKS

ECLKS

### **Clock Select Register (CLKSEL)**

TIMER

UART

	BITS		DESCRIPTION
	[31:29]	RESERVED	- "
			PS2 controller clock enable bit
	[28]	PS2	0 = Disable PS2 controller clock
			1 = Enable PS2 controller clock
			Keypad controller clock enable bit
	[27]	KPI	0 = Disable keypad controller clock
			1 = Enable keypad controller clock
	[26]	RESERVED	-
	[25]	RESERVED	-
			USI controller clock enable bit
1	[24]	USI	0 = Disable USI controller clock
$\geq$			1 = Enable USI controller clock
-			UART3 controller clock enable bit
12	[23]	UART3	0 = Disable UART3 controller clock
S)	1		1 = Enable UART3 controller clock
3			UART2 controller clock enable bit
	[22]	UART2	0 = Disable UART2 controller clock
-	Yah	25	1 = Enable UART2 controller clock
	-UN		UART1 controller clock enable bit
	[21]	UART1	0 = Disable UART1 controller clock
	5	R St	1 = Enable UART1 controller clock
			Publication Release Date: November 23, 2013 - 46 - Revision A3

Continued.

	BITS		DESCRIPTION
			I <sup>2</sup> C1 controller clock enable bit
	[20]	I <sup>2</sup> C1	$0 = \text{Disable I}^2 \text{C1 controller clock}$
			1 = Enable $I^2C1$ controller clock
-			I <sup>2</sup> C0 controller clock enable bit
	[19]	I <sup>2</sup> C0	$0 = \text{Disable I}^2 \text{C0 controller clock}$
			1 = Enable I <sup>2</sup> C0 controller clock
	[18]	RESERVED	- 0,00
			PWM controller clock enable bit
	[17]	PWM	0 = Disable PWM controller clock
			1 = Enable PWM controller clock
			Audio Controller clock enable bit
	[16]	AC97	0 = Disable AC97 controller clock
			1 = Enable AC97 controller clock
			USB host/device 48MHz clock source Select bit
	[15]	USBCKS	0 = USB clock 48MHz input from internal PLL (480MHz/10)
	[10]	CODORO	1 = USB clock 48MHz input from external GPIO0 pin, this pin direction must set to input.
			USB device clock enable bit
	[14]	USBD	0 = Disable USB device controller clock
			1 = Enable USB device controller clock
			GDMA controller clock enable bit
	[13]	GDMA	0 = Disable GDMA clock
2			1 = Enable GDMA clock
	[12]	RESERVED	-
3	[11]	RESERVED	-
			EMC controller clock enable bit
80	[10]	EMC	0 = Disable EMC controller clock
	Se Sa	54	1 = Enable EMC controller clock
	[9]	RESERVED	-
		2	WDT clock enable bit
	[8]	WDT	0 = Disable WDT counting clock
		~ ~ D	1 = Enable WDT counting clock

Continued.

	BITS				DE	SCRIPTIC					
			USB h	ost cloc	k enabl	e bit	<b></b>				
	[7]	USBH	0 = Dis	0 = Disable USB host controller clock							
			1 = Ena	able USE	3 host co	ontroller cl	ock				
			Timer	clock er	nable bi						
	[6]	TIMER	0 = Disable timer clock								
			1 = Ena	able time	er clock		TCS TO				
				UART0 controller clock enable bit							
	[5]	UART0				ntroller c					
			1 = En	able UA	RT0 coi	ntroller cl	ock				
			Extern	al clock	select						
			0 = Ext	ternal cl	ock froi	n EXTAL	pin is used as system clock				
	[4]	ECLKS					s system clock				
							nt of ECLKS is the Power-On Setti				
					• •		t to change the system clock source				
			PLL O	utput clo			System alook				
					LKS [3:	_	System clock				
				0	0	0	58.594 KHz*				
				0	0	1 0	24 MHz				
				0	-		48 MHz				
				0	1 0	1 0	60 MHz				
	_					011/0	011/0		1	0	1
	[3:1]	CLKS		1	1	0	RESERVED				
				1	1	1	RESERVED				
				I	I	I	RESERVED				
No M	A ANA	2	<ol> <li>Note:</li> <li>This values are based on PLL output(FOUT) is 480MHz.</li> <li>When 24Mhz ~ 80MHz is selected, the ECLKS bit must b         <ol> <li>About 58.594KHz setting, two steps are needed. First ECLKS bit, and then clear CLKS.</li> </ol> </li> </ol>								
	CS2	500	Softwa	are Rese	et bit						
	[0]	RESET	interna				trol bit. Set logic 1 to generate auto-clear to logic 0 at the end of t				


### PLL Control Register 1 (PLLCON1)

NUC745 provides extra PLL to provide 12.288/16.934 MHz clock source to Audio Controller. It uses the same 15MHz crystal clock input source with system PLL mentioned above.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PLLCON1	0xFFF0_0010	R/W	PLL Control Register 1	0x0001_0000

					1/22					
31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
		R	ESERVED			Ni	PWDEN1			
15	14	13	12	11	10	9	8			
			FBD	V1			CS.			
7	6	5	4	3	2	1	0			
FBDV1	OTDV1				INDV1					

	BITS		DESCRIPTION						
	[31:17]	RESERVED	-						
			PLL1 power down enable						
	[16]	PWDEN1	0 = PLL1 is in normal mode 1 = PLL1 is in power down mode (default)						
			PLL1 VCO output clock feedback divider						
Str.	[15:7]	FBDV1	Feedback Divider divides the output clock from VCO of PLL1.						
27			PLL1 output clock divider						
gh ?	90.		OTDV1 [6:5] Divided by						
~ (D)	[6:5]	OTDV1	0 0 1						
S)			0 1 2						
X			1 0 2 1 1 4						
	Va. J								
	[4:0]	INDV1	PLL1 input clock divider Input divider divides the input reference clock into the PLL1.						
		C C C C C C C C C C C C C C C C C C C	Publication Release Date: November 23, 2013 - 49 - Revision A3						





- 50 -

The formula of output clock of PLL is:

Fout = Fin  $*\frac{NF}{NR}*\frac{1}{NO}$ 

FOUT : Output clock of Output Divider

FIN : External clock into the Input Divider

NR : Input divider value (NR = INDV1 + 2)

NF : Feedback divider value (NF = FBDV1 + 2)

NO : Output divider value (NO = OTDV1)



### I<sup>2</sup>S Clock Control Register (I<sup>2</sup>SCKCON)

REGISTER	ADDRESS R/W		DESCRIPTION	RESET VALUE
I <sup>2</sup> SCKCON	0xFFF0_0014	R/W	I <sup>2</sup> S PLL clock Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
			RESERVED			20 6	I <sup>2</sup> SPLLEN		
7	6	5	4	3	2	1	0		
			PRE	SCALE		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	6		

BITS		DESCRIPTION
[31:9]	RESERVED	-
[8]	I <sup>2</sup> SPLLEN	<ul> <li>I<sup>2</sup>S PLL clock source enable</li> <li>Set this bit will enable PLL1 clock output to audio I<sup>2</sup>S clock input.</li> <li>1 = Enable PLL1 clock source for audio I<sup>2</sup>S</li> <li>0 = Disable PLL1 clock source for audio I<sup>2</sup>S</li> </ul>
[7:0]	PRESCALE	The PLL1 is used by I <sup>2</sup> S, if in use, software can using this prescaler to generate an appropriate clock nearly 12.288M or 16.934M. The clock is generated as below, and if PRESCALE =0, the PLL_AUDIO is the same frequency as FOUT "PLL_AUDIO = PLL_FOUT/(PRESCALE +1)"
	<u> </u>	

### IRQ Wakeup Control Register (IRQWAKECON)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
IRQWAKECON	0xFFF0_0020	R/W	IRQ Wakeup Control Register	0x0000_0000
·				

31	30	29	28	27	26	25	24				
	RESERVED										
23	22	21	20	19	18	17	16				
			RESERV	'ED	0	200					
15	14	13	12	11	10	9	8				
		RE	SERVED			NON C	20				
7	6	5	4	3	2	1	0				
RESI	ERVED	IRQWAKE	RESE	RVED	IRQWAKEUPEN						
				•			( A)				

BITS		DESCRIPTION
[31:6]	RESERVED	
		nIRQ1 wake up polarity
[5]	IRQWAKEUPPOL[1]	1 = nIRQ1 is high level wake up
		0 = nIRQ1 is low level wake up
		nIRQ0 wake up polarity
[4]	IRQWAKEUPPOL[0]	1 = nIRQ0 is high level wake up
		0 = nIRQ0 is low level wake up
[3:2]	RESERVED	
		nIRQ1 wake up enable bit
[1]	IRQWAKEUPEN[1]	1 = nIRQ1 wake up enable
-08 -		0 = nIRQ1 wake up disable
Sec.		nIRQ0 wake up enable bit
[0]	IRQWAKEUPEN[0]	1 = nIRQ0 wake up enable
1 July	10	0 = nIRQ0 wake up disable

					1000				
REGISTE	R	ADD	RESS	R/W	DESC	CRIPTION		RESET VALUE	
IRQWAKEF	LAG	0xFFF0_0024		R/W	IRQ Wakeup Flag Regist		ter	0x0000_0000	
					~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	in the			
31		30	29	28	27	26	25	24	
				R	ESERVED	100 3	2		
23		22	21	20	19 18		17	16	
				R	ESERVED	× ()	2.0	20-	
15	,	14	13	12	11	10	9	8	
				R	ESERVED		20	2 th	
7		6	5	4	4 3 2			0	
			RES	ERVED			IRC	QWAKEFLAG	

### IRQ Wakeup Flag Register (IRQWAKEFLAG)

This register is used to record the wakeup event, after clock recovery, software should check these flags to identify which nIRQ is used to wakeup the system. And clear the flags in IRQ interrupt sevice routine.

	BITS		DESCRIPTION
	[31:2]	RESERVED	-
			nIRQ1 wake up flag
	[1]	IRQWAKEFLAG[1]	1 = chip is waked up by nIRQ1
			0 = no active
			nIRQ0 wake up flag
1252	[0]	IRQWAKEFLAG[0]	1 = chip is waked up by nIRQ0
Sec.			0 = no active
			Publication Release Date: November 23, 2013 - 53 - Revision A3
			The second secon

### **Power Management Control Register (PMCON)**

REGISTER	ADDRESS	R/W	,	DES		RESET VALUE	
PMCON	0xFFF0_002	8 R/W	Power	Manageme	nt Control Reg	jister	0x0000_0000
				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Sec. 1		
31	30	29	28	27	26	25	24
PUP_DIS				RESERVE	D	S	
23	22	21	20	19	18	17	16
			RESE	RVED	572	- A	
15	14	13	12	11	10	9	8
			RESE	RVED	Y.	J. YO	C.A.
7	6	5	5 4 3		2	1	0
	F	RESERVED	MIDLE	PD	IDLE		

	BITS		DESCRIPTION
	[31]	PUP_DIS	<ul> <li>D15-D0 internal pull-up disable</li> <li>Setting this bit to 1 to disable EBI data bus D15-D0 internal pull up resistors.</li> <li>1 = Disable pull-up resistors.</li> <li>0 = Enable pull-up resistors. (Default)</li> </ul>
	[30:3]	RESERVED	
永、	[2]	MIDLE	<ul> <li>Memory controller IDLE enable</li> <li>Setting both MIDLE and IDLE bits HIGH will let memory controller enter IDLE mode, the clock source of memory controller will be halted while ARM CORE enter IDLE mode.</li> <li>1=memory controller will be forced into IDLE mode, (clock of memory controller will be halted), when IDLE bit is set.</li> <li>0 = memory controller still active when IDLE bit is set.</li> <li>NOTE: Software must let SDRAM enter self-refresh mode before enable this function because SDRAM MCLK will be stopped.</li> </ul>
William .	[1]	PD	Power down enable Setting this bit HIGH will let NUC745 enter power saving mode. The clock source 15M crystal oscillator and PLLs are stopped to generate clock. User can use nIRQ[3:0], keypad and external RESET to wakeup NUC745. 1 = Enable power down 0 = Disable
	[0]	IDLE	IDLE mode enable Setting this bit HIGH will let ARM Core enter power saving mode. The peripherals can still keep working if the clock enable bit in CLKSEL is set. Any nIRQ or nFIQ to ARM Core will let ARM CORE to exit IDLE state. 1 = IDLE mode 0 = Disable
			Publication Release Date: November 23, 2013 - 54 - Revision A3

### USB Transceiver Control Register (USBTXRCON)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE	
USBTXRCON	0xFFF0_0030	R/W	USB Transceiver Control Register	0x0000_0000	

7 A 704 MET												
31	30	29	28	27	26	25	24					
RESERVED												
23	22	21	20	19	18	17	16					
RESERVED												
15	14	13	12	11	10	9	8					
			RESE	ERVED		SA	16					
7	6	5	4	3	2	1	0					
	RESERVED											

BITS	DESCRIPTION							
[31:1]	RESERVED	-						
		USBHnD[0]: USB transceiver control						
[0]	USBHnD	There are two USB1.1 built-in transceivers for data transmission. One is dedicated for USB host and the other is shared with USB device. Software can program this bit to switch the transceiver path.						
		1 = HOST						
		0 = Device						

- 55 -



#### 6.3 External Bus Interface

#### 6.3.1 EBI Overview

NUC745 supports External Bus Interface (**EBI**), which controls the access to the external memory (ROM/FLASH, SDRAM) and External I/O devices. The **EBI** has seven chip selects to select one ROM/FLASH bank, two SDRAM banks, and four External I/O banks.The address bus is 21 bits. It supports 8-bit, 16-bit external data bus width for each bank.

The EBI has the following functions :

- SDRAM controller
- EBI control register
- ROM/FLASH interface
- External I/O interface
- External bus mastership

#### 6.3.2 SDRAM Controller

The SDRAM controller module within NUC745 contains configuration registers stiming control registers common control register and other logic to provide 8 s 16 bits SDRAM interface with a single 8 s 16 bits SDRAM device or two 8-bit devices wired to give a 16-bit data path. The maximum size of each bank is 64M bytes, and maximum memory size can span up to 128MB.

The SDRAM controller has the following features :

- Supports up to 2 external SDRAM banks
- Maximum size of each bank is 64M bytes
- 8 · 16-bit data interface
- Programmable CAS Latency : 1 \ 2 and 3
- Fixed Burst Length : 1
- Sequential burst type
- Auto Refresh Mode and Self Refresh Mode
- Adjustable Refresh Rate
- Power up sequence

- 56 -

SIZE	TYPE	BANKS	ROW ADDRESSING	COLUMN ADDRESSING
16M bits	2Mx8	2	RA0~RA10	CA0~CA8
	1Mx16	2	RA0~RA10	CA0~CA7
	8Mx8	4	RA0~RA11	CA0~CA8
64M bits	4Mx16	4	RA0~RA11	CA0~CA7
	16Mx8	4	RA0~RA11	CA0~CA9
128M bits	8Mx16	4	RA0~RA11	CA0~CA8
256M bito	32Mx8	4	RA0~RA12	CA0~CA9
256M bits	16Mx16	4	RA0~RA12	CA0~CA8

#### 6.3.2.1. SDRAM Components Supported

#### AHB Bus Address Mapping to SDRAM Bus

**Note**: \* indicates the signal is not used; \*\* indicates the signal is fixed at logic 0 and is not used; The HADDR prefixes have been omitted on the following tables.

A14 ~ A0 are the Address pins of the NUC745 EBI interface;

A14 and A13 are the Bank Select Signals of SDRAM.



A0

### nuvoTon

SURAI	M Data	Bus v	viath:	16-DI				3	2	•			•				-
Total	Туре	RxC	R/C	A14 (BS1)	A13 (BS0)	A12	A11	A10	A9	<b>A</b> 8	A7	A6	A5	<b>A</b> 4	A3	A2	A1
16M	2Mx8	11x9	R	**	10	**	10*	21	20	19	18	17	16	15	14	13	12
			С	**	10	**	10*	AP	24*	9	8	7	6	5	4	3	2
16M	1Mx16	11x8	R	**	9	**	9*	10	20	19	18	17	16	15	14	13	12
			С	**	9	**	9*	AP	24*	9*	8	7	6	5	4	3	2
64M	8Mx8	12x9	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12
			С	10	11	10*	22*	AP	24*	9	8	7	6	5	4	3	2
64M	4Mx16	12x8	R	10	9	10*	22	21	20	19	18	17	16	15	14	13	12
			С	10	9	10*	22*	AP	24*	23*	8	7	6	5	4	3	2
128M	16Mx8	12x10	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12
			С	10	11	10*	22*	AP	24	9	8	7	6	5	4	3	2
128M	8Mx16	12x9	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12
			С	10	11	10*	22*	AP	24*	9	8	7	6	5	4	3	2
256M*	32Mx8	13x10	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12
			С	10	11	23*	22*	AP	25*	9	8	7	6	5	4	3	2
256M	16Mx16	13x9	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12
			С	10	11	23*	22*	AP	25*	9	8	7	6	5	4	3	2

#### SDRAM Data Bus Width: 8-bit


#### 6.3.2.2. SDRAM Power Up Sequence

The SDRAM must be initialized predefined manner after power on.NUC745 SDRAM Controller automatically executes the commands needed for initialion and set the mode register of each bank to default value. The default value is :

- Burst Length = 1
- Burst Type = Sequential (fixed)
- CAS Latency = 2
- Write Burst Length = Burst (fixed)

The value of mode register can be changed after power up sequence by setting the value of corresponding bank's configuration register "LENGTH" and "LATENCY" bits and set the MRSET bit enable to execute the Mode Register Set command.





#### Figure 6.3.1 SDRAM Interface

- 59 -

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE						
EBICON	0xFFF0_1000	R/W	EBI control register	0x0001_0000						
ROMCON	0xFFF0_1004	R/W	ROM/FLASH control register	0x0000_0XFC						
SDCONF0	0xFFF0_1008	R/W	SDRAM bank 0 configuration register	0x0000_0800						
SDCONF1	0xFFF0_100C	R/W	SDRAM bank 1 configuration register	0x0000_0800						
SDTIME0	0xFFF0_1010	R/W	SDRAM bank 0 timing control register	0x0000_0000						
SDTIME1	0xFFF0_1014	R/W	SDRAM bank 1 timing control register	0x0000_0000						
EXT0CON	0xFFF0_1018	R/W	External I/O 0 control register	0x0000_0000						
EXT1CON	0xFFF0_101C	R/W	External I/O 1 control register	0x0000_0000						
EXT2CON	0xFFF0_1020	R/W	External I/O 2 control register	0x0000_0000						
EXT3CON	0xFFF0_1024	R/W	External I/O 3 control register	0x0000_0000						
CKSKEW	0xFFF0_1F00	R/W	Clock skew control register (for testing)	0xXXXX_0038						

### 6.3.3 EBI Control Registers Map

### **EBI Control Register (EBICON)**

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EBICON	0xFFF0_1000	R/W	EBI control register	0x0001_0000

31	30	29	28	27	26	25	24
	RESE	RVED		EXBE3	EXBE2	EXBE1	EXBE0
23	22	21	20	19	18	17	16
		RESERVED			REFEN	REFMOD	CLKEN
15	14	13	12	11	10	9	8
			REF	RAT		No.	0.
7	6	5	4	3	2	1	0
		REFRAT	WA	ITVT	LITTLE		

	BITS		DESCRIPTION
	[31:27]	RESERVED	
			External IO bank 3 byte enable
	[27]	EXBE3	This function is used for some devices that with high and low bytes enable signals to control which byte will be write or mask data output when read. For this kind device, software can set this bit HIGH to implement this function. Detail pin interconnection is showed as Figure 6.3.8.
			1 = nWBE[1:0] pin is byte enable signals, nWE will be used as write strobe signal to SRAM.
330			0 = nWBE[1:0] pin is byte write strobe signal.
n	1		External IO bank 2 byte enable
USS	902		The bit function description is the same as EXBE3 above.
° Q	[26]	EXBE2	1 = nWBE[1:0] pin is byte enable signals, nWE will be used as write strobe signal to SRAM.
X	Ser 3	1	0 = nWBE[1:0] pin is byte write strobe signal.
	NON"	121	External IO bank 1 byte enable
	- m	500	The bit function description is the same as EXBE3 above.
	[25]	EXBE1	1 = nWBE[1:0] pin is byte enable signals, nWE will be used as write strobe signal to SRAM
		" AD C	0 = nWBE[1:0] pin is byte write strobe signal
		NO.	Publication Release Date: November 23, 201. - 61 - Revision A.

Continued.

BITS		DESCRIPTION
		External IO bank 0 byte enable
		This bit function description is the same as EXBE3 above.
[24]	EXBE0	1 = nWBE[1:0] pin is byte enable signals, nWE will be used as write strobe signal to SRAM
		0 = nWBE[1:0] pin is byte write strobe signal
[23:19]	RESERVED	- CSA PA
		Enable SDRAM refresh cycle for SDRAM bank0 & bank1
[18]	REFEN	This bit set will start the auto-refresh cycle to SDRAM. The refresh rate is according to REFRAT bits.
		1 = enable refresh function
		0 = disable refresh function
		Refresh mode of SDRAM for SDRAM bank
		Defines the refresh mode type of external SDRAM bank
		Software can write this bit "1" to force SDRAM enter self-refresh mode.
[17]	REFMOD	0 = Auto refresh mode
		1 = Self refresh mode
		<b>NOTE:</b> If any read/write to SDRAM occurs then this bit will be cleared to "0" by hardware automatically and SDRAM will enters auto-refresh mode.
		Clock enable for SDRAM
[40]		Enables the SDRAM clock enable ( <b>CKE</b> ) control signal
[16]	CLKEN	0 = Disable (power down mode)
		1 = Enable (Default)
		Refresh count value for SDRAM
[15:3]	REFRAT	The SDRAM Controller automatically provides an auto refresh cycle fo every refresh period programmed into the <b>REFRAT</b> bits when the <b>REFEN</b> bit of each bank is set
th.		The refresh period is calculated as $period = \frac{value}{fMCLK}$



- 62 -

Continued.

BITS			C	ESCRIPTIO	N	
		NUC745 r	-	the nWAIT s	ignal at the next "nth ctive cycle. WAITVT	-
[2:1]	WAITVT		WAITV	T [2:1]	nth MCLK	
			0	0	923 0	
			0	1	2	3
			1	0	3	25
			1	1	4 5 2	16
[0]	LITTLE	value from Big Endia Little Endia Manager.	er on reset D14 pin. If n mode. If	pin D14 is pu pin D14 is p pr more detai	t of <b>LITTLE</b> is the Po Ill-down, the external m ull-up, the external me I, refer to Power-On Se	emory format is emory format is

- 63 -

### ROM/Flash Control Register (ROMCON)


REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ROMCON	0xFFF0_1004	R/W	ROM/FLASH control register	0x0000_0XFC

31	30	29	28	27	26	25	24
			BAS	ADDR	Yan	2	
23	22	21	20	19	18	17	16
		BASADDR			5	SIZE	6
15	14	13	12	11	10	9	8
	RESE	RVED			tP.	A ZO	0
7	6	5	4	3	2	1	0
	tA	сс		BT	SIZE	PGN	IODE


BITS				DES	CRIPTIO	N	
		Base addr	ress poi	nter of I	ROM/Fla	sh bank	
[31:19]	BASADDR		address	s pointe	r togethe	ROM/Flash bank ba er with the " <b>SIZE</b> " bi	
		The size o	of ROM/I	FLASH	memory		
			S	IZE [10:	8]	Byte	
			0	0	0	256K	
			0	0	1	512K	
[18:16]	SIZE		0	1	0	1M	
[10.10]	UIZE		0	1	1	2M	
			1	0	0	4M	
	8		1	0	1	RESERVED	
	1		1	1	0	RESERVED	
Val	20		1	1	1	RESERVED	
[15:12]	RESERVED	-					
C.		102					
				- 64		blication Release Date:	November 23, 20 Revision

Continued.

						CRIPTION					
		Page			s cycle						
				11:8]		MCLK			[11:8]		MCLM
		0	0	0	0		1	0	0	0	10
		0	0	0	1	2	1	0	0	1	12
[11:8]	tPA	0	0	1	0	3	1	0	1	0	14
[]		0	0	1	1	4	1	0	1	1	16
		0	1	0	0	5	10	1	0	0	18
		0	1	0	1	6	1	1	0	1	20
		0	1	1	0	7	1	1	1	0	22
		0	1	1	1	8		1	1		24
		Acces	s cycl	e time	!						
				[11:8]		MCLK		tACC	[11:8]	12	MCLK
		0	0	0	0	1	1	0	0	0	10
		0	0	0	1	2	1	0	0	1	12
[7.4]	tACC	0	0	1	0	3	1	0	1	0	14
[7:4]	IACC	0	0	1	1	4	1	0	1	1	16
		0	1	0	0	5	1	1	0	0	18
11		0	1	0	1	6	1	1	0	1	20
		0		0			L I	1	0		20
		0	1	1	0	7	1	1	1	0	22
		0 0 Boot I This F determ	1 1 ROM/F ROM/F nine its	1 1 LASH lash t	0 1 data b bank is addres	7 8 <b>bus width</b> 5 designed 5. The exte	1 1 for a ernal d	1 1 a boot ata bu	1 1 ROM	0 1	22 24 ADDR b
[3:2]	BTSIZE	0 0 Boot I This f determ the da	1 1 ROM/F ROM/F nine its	1 1 Iash k start signals	0 1 data b bank is addres s D [13	7 8 bus width s designed	1 1 for a ernal d on set	1 1 a boot ata bu	1 1 ROM s width	0 1 . <b>BAS</b> is def	22 24 ADDR b ermined
[3:2]	BTSIZE	0 0 Boot I This f determ the da	1 1 ROM/F ROM/F nine its ta bus	1 1 Iash k start signals	0 1 data b bank is addres s D [13 Bus 1	7 8 ous width 6 designed 5. The exte 12] power- Width	1 1 for a ernal d on set	1 1 a boot ata bu ting.	1 1 ROM s width	0 1 BAS is det	22 24 ADDR to ermined
[3:2]	BTSIZE	0 0 Boot I This F determ the da	1 1 ROM/F ROM/F nine its ta bus	1 1 ELASH lash t start : signals 3:2]	0 1 data b bank is addres s D [13 Bus 1 8-	7 8 ous width 6 designed 5. The exte 12] power- Width bit	1 1 for a ernal d on set	1 1 a boot ata bu ting. 9 [13:1 wn Pu	1 1 ROM s width	0 1 . BAS i is def	22 24 ADDR b ermined
[3:2]	BTSIZE	0 0 Boot I This F determ the da BTS 0	1 1 ROM/F ROM/F nine its ta bus	1 1 ELASH lash k start signals signals 3:2] 0	0 1 data b bank is addres s D [13 Bus 1 8- 16	7 8 ous width 6 designed 5. The exte 12] power- Width bit	1 1 1 ernal d on set	1 1 a boot ata bu ting. 9 [13:1 wn Pu wn F	1 1 ROM s width 2] ull-down	0 1 BAS is def	ADDR to ermined s Width 8-bit 16-bit
[3:2]	BTSIZE	0 0 This f determ the da BTS 0 0	1 1 ROM/F ROM/F nine its ta bus	1 1 iLASH lash t signals <b>5:2]</b> 0 1	0 1 data b bank is addres s D [13 Bus 1 8- 16 RESE	7 8 ous width s designed s. The exte :12] power- Width bit F bit F	for a ernal d on set Dull-do Pull-do Pull-u	1 1 a boot ata bu ting. <b>[13:1</b> wn Pu wn F up Pu	1 1 ROM s width 2] Ill-down Pull-up Ill-down	0 1 BAS is det Bu	22 24 ADDR t ermined Is Width 8-bit 16-bit SERVEI
[3:2]	BTSIZE	0 0 Boot I This F determ the da BTS 0 0	1 1 ROM/F ROM/F nine its ta bus	1 1 <b>ELASH</b> Elash t signals <b>5:2]</b> 0 1 0	0 1 data b bank is addres s D [13 Bus 1 8- 16 RESE	7 8 <b>bus width</b> 6 designed 5. The exte 12] power- <b>Width</b> bit -bit	1 1 1 ernal d on set D Pull-do Pull-do	1 1 a boot ata bu ting. <b>[13:1</b> wn Pu wn F up Pu	1       1 <t< td=""><td>0 1 BAS is det Bu</td><td>22 24 ADDR b ermined Is Width 8-bit 16-bit SERVED</td></t<>	0 1 BAS is det Bu	22 24 ADDR b ermined Is Width 8-bit 16-bit SERVED
[3:2]	BTSIZE	0000This Fdetermthe daBTS0011	1 1 ROM/F ROM/F nine its ta bus SIZE [3	1 1 <b>ELASH</b> flash t signals <b>5:2]</b> 0 1 0 1 0 1 0 1	0 1 data b bank is addres s D [13 Bus 1 8- 16 RESE RESE	7 8 bus width s designed s. The exter :12] power- Width bit F-bit RVED RVED RVED	1 1 1 ernal d on set D Pull-do Pull-do Pull-u Pull-u	1 1 a boot ata bu ting. <b>[13:1</b> wn Pu wn F wn F up Pu up F	1 1 ROM s width 2] Ill-down Pull-up Ill-down	0 1 BAS is det Bu	22 24 ADDR b ermined Is Width 8-bit
[3:2]	BTSIZE	0000This Fdetermthe daBTS0011	1         1 <td< td=""><td>1 1 1 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3</td><td>0 1 data b bank is addres s D [13 Bus V 8- 16 RESE RESE RESE</td><td>7 8 bus width c designed s. The extend c.12] power- Midth bit F bit RVED RVED RVED</td><td>for a ernal d on set Pull-do Pull-do Pull-u Pull-u</td><td>1 1 1 a boot ata bu ting. 0 [13:1 wn Pu wn Fu up F</td><td>1 1 1 ROM s width 2 Ill-down 2 Ull-up 2 Ull-up 2 Ull-up</td><td>0 1 BAS is det Bu</td><td>22 24 ADDR b ermined Is Width 8-bit 16-bit SERVED</td></td<>	1 1 1 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3	0 1 data b bank is addres s D [13 Bus V 8- 16 RESE RESE RESE	7 8 bus width c designed s. The extend c.12] power- Midth bit F bit RVED RVED RVED	for a ernal d on set Pull-do Pull-do Pull-u Pull-u	1 1 1 a boot ata bu ting. 0 [13:1 wn Pu wn Fu up F	1 1 1 ROM s width 2 Ill-down 2 Ull-up 2 Ull-up 2 Ull-up	0 1 BAS is det Bu	22 24 ADDR b ermined Is Width 8-bit 16-bit SERVED
[3:2]	BTSIZE	0000This Fdetermthe daBTS0011	1     1 <td>1 1 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3</td> <td>0 1 data b bank is addres s D [13 Bus 1 8- 16 RESE RESE RESE Uuration DE [1:0</td> <td>7 8 bus width s designed s. The extend :12] power- Width bit F bit RVED RVED RVED</td> <td>for a ernal d on set Pull-do Pull-u Pull-u Pull-u</td> <td>1 1 1 a boot ata bu ting. 0 [13:1 wn Pu wn F up Pu up F Mode mal R0</td> <td>1       1    <t< td=""><td>0 1 BAS is det Bu</td><td>22 24 ADDR b ermined Is Width 8-bit 16-bit SERVED</td></t<></td>	1 1 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0 1 data b bank is addres s D [13 Bus 1 8- 16 RESE RESE RESE Uuration DE [1:0	7 8 bus width s designed s. The extend :12] power- Width bit F bit RVED RVED RVED	for a ernal d on set Pull-do Pull-u Pull-u Pull-u	1 1 1 a boot ata bu ting. 0 [13:1 wn Pu wn F up Pu up F Mode mal R0	1       1 <t< td=""><td>0 1 BAS is det Bu</td><td>22 24 ADDR b ermined Is Width 8-bit 16-bit SERVED</td></t<>	0 1 BAS is det Bu	22 24 ADDR b ermined Is Width 8-bit 16-bit SERVED
*		0000This Fdetermthe daBTS0011	1     1 <td>1 1 <b>LASH</b> lash t signals <b>::2]</b> 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0</td> <td>0 1 data b bank is addres s D [13 Bus 1 8- 16 RESE RESE RESE DE [1:0 0 0 1</td> <td>7 8 bus width s designed s. The extension :12] power- Width bit Fbit RVED RVED RVED</td> <td>1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td> <td>1 1 1 a boot ata bu ting. 0 [13:1 wn Pu wn F up Pu up F Mode mal R0 ord pa</td> <td>1       1    <t< td=""><td>0 1 BAS is det Bu</td><td>22 24 ADDR b ermined Is Width 8-bit 16-bit SERVED</td></t<></td>	1 1 <b>LASH</b> lash t signals <b>::2]</b> 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0	0 1 data b bank is addres s D [13 Bus 1 8- 16 RESE RESE RESE DE [1:0 0 0 1	7 8 bus width s designed s. The extension :12] power- Width bit Fbit RVED RVED RVED	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 a boot ata bu ting. 0 [13:1 wn Pu wn F up Pu up F Mode mal R0 ord pa	1       1 <t< td=""><td>0 1 BAS is det Bu</td><td>22 24 ADDR b ermined Is Width 8-bit 16-bit SERVED</td></t<>	0 1 BAS is det Bu	22 24 ADDR b ermined Is Width 8-bit 16-bit SERVED
*		0000This Fdetermthe daBTS0011	1     1 <td>1 1 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3</td> <td>0 1 data b bank is addres s D [13 Bus 1 8- 16 RESE RESE RESE Uuration DE [1:0</td> <td>7 8 us width 6 designed 5. The extended 12] power- 12]</td> <td>1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td> <td>1 1 1 a boot ata bu ting. 0 [13:1 wn Pu wn F up Pu up F Mode mal R0</td> <td>ROM s width 2] Ill-down Pull-up Ill-down Pull-up DM ge ge</td> <td>0 1 BAS is det Bu</td> <td>22 24 ADDR t ermined Is Width 8-bit 16-bit SERVEI</td>	1 1 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0 1 data b bank is addres s D [13 Bus 1 8- 16 RESE RESE RESE Uuration DE [1:0	7 8 us width 6 designed 5. The extended 12] power- 12]	1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 a boot ata bu ting. 0 [13:1 wn Pu wn F up Pu up F Mode mal R0	ROM s width 2] Ill-down Pull-up Ill-down Pull-up DM ge ge	0 1 BAS is det Bu	22 24 ADDR t ermined Is Width 8-bit 16-bit SERVEI



#### Figure 6.3.2 ROM/FLASH Read Operation Timing



#### Figure 6.3.3 ROM/FLASH Page Read Operation Timing

- 66 -

### Configuration Registers (SDCONF0/1)

The configuration registers enable software to set a number of operating parameters for the SDRAM controller. There are two configuration registers SDCONF0  $\cdot$  SDCONF1 for SDRAM bank 0  $\cdot$  bank 1 respectively. Each bank can have a different configuration.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
SDCONF0	0xFFF0_1008	R/W	SDRAM bank 0 configuration register	0x0000_0800
SDCONF1	0xFFF0_100C	R/W	SDRAM bank 1 configuration register	0x0000_0800

					1 6 9 9		
31	30	29	28	27	26	25	24
			BASA	DDR	3	K Sh	
23	22	21	20	19	18	17	16
		BASADDR				RESERVED	N.
15	14	13	12	11	10	9	8
MRSET	RESERVED	AUTOPR	LATE	ENCY		RESERVED	S.F.
7	6	5	4	3	2	1	0
СОМРВК	DB	WD	COL	UMN		SIZE	8

	BITS			DES	SCRIPTION		
	[31:19]	BASADDR	The st 18. Th	ne SDRAM ba	s calculated a ase address	<b>M bank 0/1</b> Is SDRAM bank 0/1 base pointe pointer together with the " <b>SIZE</b> nge of each SDRAM bank.	
	[18:16]	RESERVED	-				
老人	[15]	MRSET		-		imand for SDRAM bank 0/1 ister set command to SDRAM.	
m	[14]	RESERVED	-				
all a	[13]	AUTOPR	Enabl 0 = Au		-charge funct	AM for SDRAM bank 0/1 tion of external SDRAM bank 0/	/1
				AS Latency of the CAS latency of the CAS latency of the CAS latency of the CAS latency of the construction	ency of exter	ank 0/1 mal SDRAM bank 0/1 MCLK	
	[12:11]	LATENCY		0	0	1	
				0	1	2	
				1	0	3	
		220	5	1	1	REVERSED	

- 67 -

	BITS				DES	CRIPTIC	ON	
	[10:8]	RESERVED	-		4	12 -	1000 m	
	[7]	СОМРВК	Indicate	es the nu VI bank 0 anks	umbe		nk in SDRAM bank 0/1 nponent bank (2 or 4 banks) in ext	ter
			Indicate	es the ex /D = 00,	terna	al data b	I bank 0/1 us width connect with SDRAM ban SDRAM access signal is not gene	
	[6:5]	DBWD		DB	WD [	6:5]	Bits	
				0		0	Bank disable	
				0		1	8-bit (byte)	
				1		0	16-bit (half-word)	
				1		1	REVERSED	
			Indicate	es the n			<b>s bits in SDRAM bank 0/1</b> blumn address bits in external SD	DR,
	[4:3]	COLUMN		es the n /1. COL	umb	er of co <b>1 [4:3]</b>	Bits	)R/
	[4:3]	COLUMN	Indicate	es the n /1. O	umb	er of co <b>1 [4:3]</b> 0	Bits 8	DR/
	[4:3]	COLUMN	Indicate	es the n /1. 0 0	umb	er of co <b>I [4:3]</b> 0 1	Bits Bits 9	DR
	[4:3]	COLUMN	Indicate	es the n /1. 0 0 1	umb	er of co <b>I [4:3]</b> 0 1 0	Bits Bits 9 10	DR
	[4:3]	COLUMN	Indicate	es the n /1. 0 0	umb	er of co <b>I [4:3]</b> 0 1	Bits Bits 9	DR.
	[4:3]	COLUMN	Indicate bank 0,	es the n /1. 0 0 1		er of co <b>I [4:3]</b> 0 1 0 1 1	Bits Bits 9 10	DR.
5	[4:3]	COLUMN	Indicate bank 0,	es the n /1. 0 0 1 1 SDRAM		er of co <b>I [4:3]</b> 0 1 0 1 k 0/1 ry size of	Bits         8         9         10         REVERSED	DR.
<b>今</b>	[4:3]	COLUMN	Indicate bank 0,	es the n /1. 0 0 1 1 SDRAM		er of co <b>I [4:3]</b> 0 1 0 1 k 0/1 ry size of	Bits Bits 8 9 10 REVERSED	DR/
and the second s	[4:3]	COLUMN	Indicate bank 0,	es the n /1. 0 0 1 SDRAM es the m SIZ 0		er of co <b>I [4:3]</b> 0 1 0 1 k 0/1 ry size of 0 0	Bits         8         9         10         REVERSED         f external SDRAM bank 0/1         Size of SDRAM (Byte)         Bank disable	DR/
all so			Indicate bank 0,	es the n /1. 0 0 1 1 SDRAM es the m SIZ 0 0	UMN UMN I ban emoi E [2: 0 0	er of co <b>I</b> [4:3] 0 1 0 1 k 0/1 ry size of 0 1 0 1	Bits         Bits         8         9         10         REVERSED	DR/
A MA	[4:3]	COLUMN	Indicate bank 0,	es the n /1. 0 0 1 1 SDRAM es the m SIZ 0 0 0	UMN UMN I ban emoi E [2: 0 0 1	er of co <b>I [4:3]</b> 0 1 0 1 k 0/1 ry size of 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Bits         8         9         10         REVERSED         f external SDRAM bank 0/1         Size of SDRAM (Byte)         Bank disable         2M         4M	
All A			Indicate bank 0,	es the n /1. 0 0 1 1 SDRAM es the m SIZ 0 0 0 0	UMN UMN ban emoi 2E [2: 0 0 1 1	er of co <b>I [4:3]</b> 0 1 0 1 0 1 v size of 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	Bits         Bits         8         9         10         REVERSED         f external SDRAM bank 0/1         Size of SDRAM (Byte)         Bank disable         2M         4M         8M	DR
A A			Indicate bank 0,	es the n /1. 0 0 1 1 SDRAM es the m SIZ 0 0 0 0 1	UMN UMN ban emoi E [2: 0 0 1 1 1 0	er of co <b>I [4:3]</b> 0 1 0 1 v size of 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Bits         8         9         10         REVERSED         f external SDRAM bank 0/1         Size of SDRAM (Byte)         Bank disable         2M         4M         8M         16M	
All A			Indicate bank 0,	es the n /1.	UMN UMN ban emoi 2E [2: 0 0 1 1 0 0	er of co <b>N [4:3]</b> 0 1 0 1 0 1 v size of co] 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	Bits         8         9         10         REVERSED         f external SDRAM bank 0/1         Size of SDRAM (Byte)         Bank disable         2M         4M         8M         16M         32M	
ALL NO			Indicate bank 0,	es the n /1. 0 0 1 1 SDRAM es the m SIZ 0 0 0 0 1	UMN UMN ban emoi E [2: 0 0 1 1 1 0	er of co <b>I [4:3]</b> 0 1 0 1 v size of 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Bits         8         9         10         REVERSED         f external SDRAM bank 0/1         Size of SDRAM (Byte)         Bank disable         2M         4M         8M         16M	DR.

B alle

## Timing Control Registers (SDTIME0/1)

NUC745 offers the flexible timing control registers to control the generation and processing of the control signals and can achieve you use different speed of SDRAM

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
SDTIME0	0xFFF0_1010	R/W	SDRAM bank 0 timing control register	0x0000_0000
SDTIME1	0xFFF0_1014	R/W	SDRAM bank 1 timing control register	0x0000_0000

						and the second sec	
31	30	29	28	27	26	25	24
			RESE	RVED	5	hie	26
23	22	21	20	19	18	17	16
			RESE	RVED		32	10%
15	14	13	12	11	10	9	8
		RESERVED	)			tRCD	1 205
7	6	5	4	3	2	1	0
tR	DL		tRP			tRAS	1

BITS				DES	CRIPTION	
[31:11]	RESERVED	-				
			tR	CD [10	:8]	MCLK
			0	0	0	1
			0	0	1	2
			0	1	0	3
[10:8]	tRCD		0	1	1	4
			1	0	0	5
			1	0	1	6
			1	1	0	7
			1	1	1	8
		SDR	AM ba	nk 0/1, /	RAS to /C	AS delay
B. C	100	SDR	AM ba	nk 0/1, L	.ast data i	n to pre-charge command
S.	AL.	SDR		nk 0/1, L tRDL [7		n to pre-charge command MCLK
[7:6]	tRDL	SDR		tRDL [7		
[7:6]	tRDL	SDR		tRDL [7	:6]	
[7:6]	tRDL	SDR	0	tRDL [7	: <b>6]</b> 0	MCLK 1

Continued.

BITS				DESC	RIPTIO	N
		SDRA	M ban	k 0/1, Ro	ow pre-	charge time
			t	RP [5:3		MCLK
			0	0	0	1
			0	0	10	2
5:3]	tRP		0	1	0	3
			0	1	1	4
			1	0	0	5
			1	0	1	6
			1	1	0	7
			1	1	1	8
			•			~ Q. 4
		SDRA	M ban		ow activ	ve time MCLK
		SDRA	M ban	k 0/1, Ro	ow activ	ve time
		SDRA	M ban tl	k 0/1, Ro RAS [2:	ow activ 0]	ve time MCLK 1 2
::0]	tRAS	SDRA	M ban tl	k 0/1, Ro RAS [2:0 0	ow activ 0] 0	ve time MCLK 1
2:0]	tRAS	SDRA	M ban tl 0 0 0 0	k 0/1, Ro RAS [2: 0 1 1	<b>bw activ</b> 0] 0 1 0 1	ve time MCLK 1 2 3 4
::0]	tRAS	SDRA	<b>M ban</b> tl 0 0	k 0/1, Ro RAS [2: 0 0 1 1 0	<b>bw activ</b> <b>0]</b> 0 1 0	ve time MCLK 1 2 3 4 5
2:0]	tRAS	SDRA	M ban tl 0 0 0 0	k 0/1, Ro RAS [2: 0 1 1	<b>bw activ</b> 0 1 0 1 0 1 0	ve time MCLK 1 2 3 4 5 6
2:0]	tRAS	SDRA	M ban tl 0 0 0 0 1	k 0/1, Ro RAS [2: 0 0 1 1 0	<b>bw activ</b> 0 1 0 1 0	ve time MCLK 1 2 3 4 5

- 70 -




Figure 6.3.4 Access timing 1 of SDRAM




Figure 6.3.5 Access timing 2 of SDRAM

- 71 -

## External I/O Control Registers (EXT0CON – EXT3CON)

The NUC745 supports an external device control without glue logic. It is very cost effective because address decoding and control signals timing logic are not needed. Using these control registers you can configure special external I/O devices for providing the low cost external devices control solution.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EXT0CON	0xFFF0_1018	R/W	External I/O 0 control register	0x0000_0000
EXT1CON	0xFFF0_101C	R/W	External I/O 1 control register	0x0000_0000
EXT2CON	0xFFF0_1020	R/W	External I/O 2 control register	0x0000_0000
EXT3CON	0xFFF0_1024	R/W	External I/O 3 control register	0x0000_0000

31	30	29	28	27	26	25	24
			BASA	DDR		e la compañía de	9.00
23	22	21	20	19	18	17	16
		BASADDR				SIZE	LSA.
15	14	13	12	11	10	9	8
ADRS		t	ACC			tCOH	
7	6	5	4	3	2	1	0
	tACS			tCOS		DB	WD

BITS			D	ESCRIP	TION				
[31:11]	BASADDR	The start address base pointer << 1 Each external I/	Base address pointer of external I/O bank 0~3 The start address of each external I/O bank is calculated as "BASADI base pointer << 18. Each external I/O bank base address pointer together with the "SIZE" constitutes the whole address range of each external I/O bank.						
		The size of the e							
2. 7.5	×		SI	ZE [18:1	6]	Byte			
X AX	See.		0	0	0	256K			
NO2	292		0	0	1	512K			
[18:16]	SIZE		0	1	0	1M			
[10.10]	SIZE		0	1	1	2M			
3	22.00		1	0	0	4M			
	NI X	25	1	0	1	8M			
	~ lon	15	1	1	0	REVERSED			
	20	20/2	1	1	1	REVERSED			
	No.	NO CO		1	1	REVERSED	mber 23, 20 Revision 1		

Continued.

BITS		DESCRIPTION Address bus alignment for external I/O bank 0~3										
		Addre	ess bu	s aligr	ment	for external I/C	) bank	( 0~3				
[15]	ADRS	addre	ss forn	nat, tha	at is, A	ernal address 0 is internal Al so forth. And it i	HB add	dress b	ous HA	DDR[(	)] and A1	
		This p	arame	eter me	eans n\	<b>al I/O bank 0~:</b> WE, nWBE and gure 6.3.6 and	d nOE	active	time c	lock. [	Detail timir	
			tACC	[14:11]	1	MCLK		tACC[	14:11]	0	MCLK	
		0	0	0	0	Reversed	1	0	0	0	9	
		0	0	0	1	1	1	0	0	1	11	
[14:11]	tACC	0	0	1	0	2	1	0	1	0	13	
		0	0	1	1	3	1	0	1	1	15	
		0	1	0	0	4	1	1	0	0	17	
		0	1	0	1	5	1	1	0	1	19	
		0	1	1	0	6	1	1	1	0	21	
			1	4		7	1	4	1	1	23	
		-				of external I/	) banl					
		Chip : This p	selecti	ion ho	Id time control ire 6.3.	e <b>of external I/(</b> nWBE and n 6 and 6.3.7	) banl	<b>k 0~3</b> old time	e. Deta			
		Chip : This p	selecti	ion ho	Id time control ire 6.3. tC	of external I/0 nWBE and n 6 and 6.3.7 OH [10:8]	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ire 6.3.	e <b>of external I/(</b> nWBE and n 6 and 6.3.7	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ire 6.3. tC 0 0	of external I/0         nWBE and n         6 and 6.3.7         OH [10:8]         0       0         0       1         1       0	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ure 6.3. tC 0 0 0 0	of external I/0         nWBE and n         6 and 6.3.7         OH [10:8]         0       0         0       1         1       0         1       1	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ire 6.3. tC 0 0	of external I/0         nWBE and n         6 and 6.3.7         OH [10:8]         0       0         0       1         1       0	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ire 6.3. tC 0 0 0 0 1	of external I/0         nWBE and n         6 and 6.3.7         OH [10:8]         0       0         0       1         1       0         0       0         1       1         0       0         0       0	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ire 6.3. 0 0 0 0 1 1	of external I/0         nWBE and n         6 and 6.3.7         OH [10:8]         0       0         0       1         1       0         1       1         0       0         1       1         0       0         1       1         0       0         1       1         0       0         0       1	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ire 6.3. tC 0 0 0 0 1 1 1 1	of external I/0         nWBE and n         6 and 6.3.7         OH [10:8]         0       0         1       0         1       1         0       0         1       1         0       0         1       1         0       1         1       0         1       1         0       0         1       1         0       1         1       0	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ire 6.3. tC 0 0 0 0 1 1 1 1	of external I/0         nWBE and n         6 and 6.3.7         OH [10:8]         0       0         1       0         1       1         0       0         1       1         0       0         1       1         0       1         1       0         1       1         0       0         1       1         0       1         1       0	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ire 6.3. tC 0 0 0 0 1 1 1 1	of external I/0         nWBE and n         6 and 6.3.7         OH [10:8]         0       0         1       0         1       1         0       0         1       1         0       0         1       1         0       1         1       0         1       1         0       0         1       1         0       1         1       0	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ire 6.3. tC 0 0 0 0 1 1 1 1	of external I/0         nWBE and n         6 and 6.3.7         OH [10:8]         0       0         1       0         1       1         0       0         1       1         0       0         1       1         0       1         1       0         1       1         0       0         1       1         0       1         1       0	) banl	k 0~3 old time MC	e. Deta			
[10:8]	tCOH	Chip : This p	selecti	ion ho	Id time control ire 6.3. tC 0 0 0 0 1 1 1 1	e of external I/0         nWBE and n         6 and 6.3.7         OH [10:8]         0       0         1       0         1       1         0       1         1       0         1       1         0       1         1       1         1       1         1       1	D banl DE hc	k 0~3 old time	e. Deta			

Continued.

BITS			D	ESCRIP	TION		
		Address set-up	o before n	ECS for	external	I/O bank 0~3	
			t	ACS [7:5		MCLK	]
			0	0	0	0	
			0	0	1	(Q4 1-	1
[7:5]	tACS		0	1	0	2	
			0	1	1	3	
			1	0	0	4	26
			1	0	1	5	16
			1	1	0	6	
			1	1	1	7	5
[4:2]	tCOS		0 0	0 0	0	0 1	
			0	1	0	2	
			0	1	1	3	
			1	0	0	4	
			1	0	1	5	
			1	1	0	6	
			1	1	1	7	]
A.		Programmable	data bus	width fo	or externa	al I/O bank 0~3	
	180		DBW	/D [1:0]	W	idth of Data Bus	
[1:0]	DBWD		0	0		Disable bus	
	020	s	0	1		8-bit	
	56	0.	1	0		16-bit	
	N/A	L	1	1		RESERVED	
			2	- 74 -	Publica	tion Release Date: Nov	emb I




Figure 6.3.6 External I/O write operation timing




Figure 6.3.7 External I/O read operation timing

Publication Release Date: November 23, 2013 Revision A3

- 75 -




Figure 6.3.8 External IO bank with 16-bit SRAM

## Clock Skew Control Register (CKSKEW)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CKSKEW	0xFFF0_1F00	R/W	Clock skew control register	0xXXXX_0018

31	30	29	28	27	26	25	24
			DLH_CI	_K_REF			
23	22	21	20	19	18	17	16
			DLH_CI	_K_REF			
15	14	13	12	11	10	9	8
200			RESVERED	)			SWPON
7	6	5	4	3	2	1	0
No?	DLH_CL	C_SKEW	-		MCLK	_O_D	

- 76 -

		DESCRIPTION Latch DLH_CLK clock tree by HCLK positive edge									
		Latch	DLH_	CLK cl	ock tre	e by HCI	_K pos	sitive e	dge		
[31:16]	DLH_CLK_REF	HCLK can re	positiv ad the	e or ne se bits	egedge to exp	erated b edge to ore MCL [23:16] is	adjust K and	the MC HCLK	LK ske relatio	ew. So	softwa
[15:9]	RESERVED	-					Ya	S.C.S.	2		
		SDRA	M Initia	alizatio	on by S	oftware	2	22	3		
[8]	SWPON	seque	nce like	e syste		SDRAM er on, thi inish.					
		Data la	atch C	lock S	kew Ac	ljustmen	t		N.	6)	0
		addres high fr to adju	ss and equenc	data bu cy (usua ress an	us, it m ally, > 8 Id data	or too nay cause 30MHz) s bus to ac <b>Gate</b> <b>Delay</b>	es SDF oftware ljust se	RAM ca e can c	in not v ontrol M d time.	work co MCLK_	orrectly
		0	0	0	0	P-0	1	0	0	0	N-0
		0	0	0	1	P-1	1	0	0	1	N-1
[7:4]	DLH_CLK_SKEW	0	0	1	0	P-2	1	0	1	0	N-2
		0	0	1	1	P-3	1	0	1	1	N-3
		0	1	0	0	P-4	1	1	0	0	N-4
		0	1	0	1	P-5	1	1	0	1	N-5
		0	1	1	0	P-6	1	1	1	0	N-6
5		0	1	1	1	P-7	1	1	1	1	N-7
N. A.	/ 	MCLK	O pos	itive ec	lge, N-	atched C x means gative ed	Data				

Continued.

BITS					DESCR	IPTION							
		MCLK output delay adjustment											
		M	CLK_	0_D [3	8:0]	Gate Delay	M	CLK_C	D_D [3	:0]	Gate Delay		
		0	0	0	0	P-0	1	0	0	0	N-0		
		0	0	0	1	P-1	9	0	0	1	N-1		
		0	0	1	0	P-2	1	0	1	0	N-2		
10.01		0	0	1	1	P-3	1	0	21	9	N-3		
[3:0]	MCLK_O_D	0	1	0	0	P-4	1	1	0	0	N-4		
		0	1	0	1	P-5	1	1	0	1	N-5		
		0	1	1	0	P-6	1	1	1	0	N-6		
		0	1	1	1	P-7	1	1	1	1	N-7		
		edge, "I	N-x" m	neans	MCLK	(O shift "X" ) shift "X" pin of MC	gates (	delay b	by refe	r HCLł	<pre>K negative</pre>		

- 78 -

## 6.4 Cache Controller

The NUC745 incorporates a 4KB Instruction cache, 4KB Data cache and 8 words write buffer. To raise the cache-hit ratio, these two caches are configured two-way set associative addressing. Each cache has four words cache line size. When a miss occurs, four words must be fetched consecutively from external memory. The replacement algorithm is a LRU (Least Recently Used).

If disabling the I-Cache / D-Cache, these cache memories can be treated as On-Chip RAM. The NUC745 also provides a write buffer to improve system performance. The write buffer can buffer up to eight words of data.

### 6.4.1 On-Chip RAM

If I-Cache or D-Cache is disabled, it can be served as On-Chip RAM. If D-Cache is disabled, there has 4KB On-Chip RAM, its start address is 0xFFE01000. If I-Cache is disabled, there has 4KB On-Chip RAM and the start address of this RAM is 0xFFE00000. If both the I-Cache and D-Cache are disabled, it has 8KB On-Chip RAM starting from 0xFFE00000.

The size of On-Chip RAM is depended on the I-Cache and D-Cache enable bits **ICAEN**, **DCAEN** in Cache Control Register (CAHCON).

	DCAEN	ON-CHIP RAM				
ICAEN		SIZE	START ADDRESS			
0	0	8KB	0xFFE0_0000			
0	1	4KB	0xFFE0_0000			
1	0	4KB	0xFFE0.1000			
1	1	Unavailable				

 Table 6.4.1 The size and start address of On-Chip RAM

### 6.4.2 Non-Cacheable Area

Although the cache affects the entire 2GB system memory, it is sometimes necessary to define non-cacheable areas when the consistency of data stored in memory and the cache must be ensured. To support this, the NUC745 provides a non-cacheable area control bit in the address field, A[31].

If A[31] in the ROM/FLASH, SDRAM, or external I/O bank's access address is "0", then the accessed data is cacheable. If the A [31] value is "1", the accessed data is non-cacheable.

### 6.4.3 Instruction Cache

The Instruction cache (I-cache) is a 4K bytes two-way set associative cache. The cache organization is 128 sets, two lines per set, and four words per line. Cache lines are aligned on 4-word boundaries in memory. The cache access cycle begins with an instruction request from the instruction unit in the core. In the case of a cache hit, the instruction is delivered to the instruction unit. In case of a cache miss, the cache initiates a burst read cycle on the internal bus with the address of the requested instruction. The first word received from the bus is the requested instruction. The cache forwards this instruction to the instruction unit of the core as soon as it is received from the internal bus. A cache line is then selected to receive the data that will be coming from the bus. A least recently used (LRU) replacement algorithm is used to select a line when no empty lines are available. When I-Cache is disabled, the cache memory is served as 4KB On-chip RAM. The I-Cache is always disabled on reset.

The following is a list of the instruction cache features :

- 4K bytes instruction cache
- Two-way set associative
- Four words in a cache line
- LRU replacement policy
- Lockable on a per-line basis
- Critical word first, burst access

### **Instruction Cache Operation**

On an instruction fetch, bits 10-4 of the instruction's address point into the cache to retrieve the tags and data of one set. The tags from both ways are then compared against bits 30-11 of the instruction's address. If a match is found and the matched entry is valid, then it is a cache hit. If neither tags match nor the matched tag is not valid, it is a cache miss.

#### **Instruction Cache Hit**

In case of a cache hit, bits 3-2 of the instruction address is used to select one word from the cache line whose tag matches. The instruction is immediately transferred to the instruction unit of the core.

#### **Instruction Cache Miss**

On an instruction cache miss, the address of the missed instruction is driven on the internal bus with a 4word burst transfer read request. A cache line is then selected to receive the data that will be coming from the bus. The selection algorithm gives first priority to invalid lines. If neither of the two lines in the selected set is invalid, then the least recently used line is selected for replacement. Locked lines are never replaced. The transfer begins with the word requested by the instruction unit (critical word first), followed by the remaining words of the line, then by the word at the beginning of the lines (wraparound).

### Instruction Cache Flushing

The NUC745 does not support external memory snooping. Therefore, if self-modifying code is written, the instructions in the I-Cache may become invalid. The entire I-Cache can be flushed by software in one operation, or can be flushed one line at a time by setting the **CAHCON** register bit **FLHS** or **FLHA** with the **ICAH** bit is set. As flushing the cache line, the "**V**" bit of the line is cleared to "0". The I-Cache is automatically flushed during reset.

- 80 -

### Instruction Cache Load and Lock

The NUC745 supports a cache-locking feature that can be used to lock critical sections of code into I-Cache to guarantee quick access. Lockdown can be performed with a granularity of one cache line. The smallest space, which can be locked down, is 4 words. After a line is locked, it operates as a regular instruction SRAM. Lines locked are not replaced during misses and not affected by flush per line command.

To load and lock instruction, the following sequence should be followed:

- 1. Write the start address of the instructions to be locked into CAHADR register.
- 2. Set LDLK and ICAH bits in the CAHCON register.
- 3. Increased the address by 16 and written into CAHADR register.
- 4. Set LDLK and ICAH bits in the CAHCON register.
- 5. Repeat the steps 3 and 4, until the desired instructions are all locked.

When using I-Cache load and lock command, there are some notes should be cared.

- The programs executing load and lock operation should be held in a noncacheable area of memory.
- The cache should be enabled and interrupts should be disabled.
- Software must flush the cache before execute load and lock to ensure that the code to be locked down is not already in the cache.


#### **Instruction Cache Unlock**

The unlock operation is used to unlock previously locked cache lines. After unlock, the "L" bit of the line is cleared to "0". NUC745 has two unlock command, unlock line and unlock all.

The unlock line operation is performed on a cache line granularity. In case the line is found in the cache, it is unlocked and starts to operate as a regular valid cache line. In case the line is not found in the cache, no operation is done and the command terminates with no exception. To unlock one line the following unlock line sequence should be followed:

- 1. Write the address of the line to be unlocked into the CAHADR Register.
- 2. Set the ULKS and ICAH bits in the CAHCON register.

The unlock all operation is used to unlock the whole I-Cache. This operation is performed on all cache lines. In case a line is locked, it is unlocked and starts to operate as regular valid cache line. In case a line is not locked or if it is invalid, no operation is performed. To unlock the whole cache, set the **ULKA** and **ICAH** bits.



### 6.4.4 Data Cache

The NUC745 data cache (D-Cache) is a 4KB two-way set associative cache. The cache organization is 128 sets, two lines per set, and four words per line. Cache lines are aligned on 4-word boundaries in memory. The cache is designed for **buffer write-through** mode of operation and a least recently used (LRU) replacement algorithm is used to select a line when no empty lines are available.

When D-Cache is disabled, the cache memory is served as 4KB On-chip RAM.

The D-Cache is always disabled on reset.

The following is a list of the data cache features :

- 4K bytes data cache
- Two-way set associative
- Four words in a cache line
- LRU replacement policy
- Lockable on a per-line basis
- Critical word first, burst access
- Buffer Write-through mode
- 8 words write buffer
- Drain write buffer

#### **Data Cache Operation**

On a data fetch, bits 10-4 of the data's address point into the cache to retrieve the tags and data of one set. The tags from both ways are then compared against bits 30-11 of the data's address. If a match is found and the matched entry is valid, then it is a cache hit. If neither tags match nor the matched tag is not valid, it is a cache miss.

#### Data Cache Read

Read Hit : On a cache hit, the requested word is immediately transferred to the core.

**Read Miss** : A line in the cache is selected to hold the data, which will be fetched from memory. The selection algorithm gives first priority to invalid lines and if both lines are invalid the line in way zero is selected first. If neither of the two candidate lines in the selected set is invalid, then one of the lines is selected by the LRU algorithm to replace. The transfer begins with the aligned word containing the missed data (critical word first), followed by the remaining word in the line, then by the word at the beginning of the line (wraparound). As the missed word is received from the bus, it is delivered directly to the core.

#### **Data Cache Write**

As buffer write-through mode, store operations always update memory. The buffer write-through mode is used when external memory and internal cache images must always agree.

- 82 -

**Write Hit**: Data is written into both the cache and write buffer. The processor then continues to access the cache, while the cache controller simultaneously downloads the contents of the write buffer to main memory. This reduces the effective write memory cycle time from the time required for a main memory cycle to the cycle time of the high-speed cache.

Write Miss : Data is only written into write buffer, not to the cache (write no allocate).

#### **Data Cache Flushing**

The NUC745 allows flushing of the data cache under software control. The data cache may be invalidated through writing flush line (**FLHS**) or flush all (**FLHA**) commands to the **CAHCON** register. Flushing the entire D-Cache also flushed any locked down code. As flushing the data cache, the "**V**" bit of the line is cleared to "0". The D-cache is automatically flushed during reset.

#### Data Cache Load and Lock

The NUC745 supports a cache-locking feature that can be used to lock critical sections of data into D-Cache to guarantee quick access. Lockdown can be performed with a granularity of one cache line. The smallest space, which can be locked down, is 4 words. After a line is locked, it operates as a regular instruction SRAM. The locked lines are not replaced during misses and it is not affected by flush per line command.

To load and lock data, the following sequence should be followed:

- 1. Write the start address of the data to be locked into CAHADR register.
- 2. Set LDLK and DCAH bits in the CAHCON register.
- 3. Increased the address by 16 and written into **CAHADR** register.
- 4. Set LDLK and DCAH bits in the CAHCON register.
- 5. Repeat the steps 3 and 4, until the desired data are all locked.

When using D-Cache load and lock command, there are some notes should be cared.

- The programs executing load and lock operation should be held in a noncacheable area of memory.
- The cache should be enabled and interrupts should be disabled.
- Software must flush the cache before execute load and lock to ensure that the data to be locked down is not already in the cache.

#### **Data Cache Unlock**

The unlock operation is used to unlock previously locked cache lines. After unlock, the "L" bit of the line is cleared to "0". NUC745 has two unlock command, unlock line and unlock all.

The unlock line operation is performed on a cache line granularity. In case the line is found in the cache, it is unlocked and starts to operate as a regular valid cache line. In case the line is not found in the cache, no operation is done and the command terminates with no exception. To unlock one line the following unlock line sequence should be followed:

- 1. Write the address of the line to be unlocked into the **CAHADR** Register.
- 2. Set the ULKS and DCAH bits in the CAHCON register.

- 83 -

The unlock all operation is used to unlock the whole D-Cache. This operation is performed on all cache lines. In case a line is locked, it is unlocked and starts to operate as regular valid cache line. In case a line is not locked or if it is invalid, no operation is performed. To unlock the whole cache, set the **ULKA** and **DCAH** bits.

### 6.4.5 Write Buffer

The NUC745 provides a write buffer to improve system performance. The write buffer can buffer up to eight words of data. The write buffer may be enabled or be disabled via the **WRBEN** bit in the **CAHCNF** register, and the buffer is disabled and flushed on reset.

#### Drain write buffer

To force data, this is in write buffer, to be written to external main memory. This operation is useful in real time applications where the processor needs to be sure that a write to a peripheral has completed before program execution continues.

To perform this command, you can set the DRWB and DCAH bits in CAHCON register.

				1 A 3 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4
REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CAHCNF	0xFFF0_2000	R/W	Cache configuration register	0x0000_0000
CAHCON	0xFFF0_2004	R/W	Cache control register	0x0000_0000
CAHADR	0xFFF0_2008	R/W	Cache address register	0x0000_0000
CTEST0	0xFFF6_0000	R/W	Cache test register 0	0x0000_0000
CTEST1	0xFFF6_0004	R	Cache test register 1	0x0000_0000

#### 6.4.6 Cache Control Registers Map



- 84 -

## **Configuration Register (CAHCNF)**

Cache controller has a configuration register to enable or disable the I-Cache, D-Cache, and Write buffer.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CAHCNF	0xFFF0_2000	R/W	Cache configuration register	0x0000_0000

					A 40. 1		
31	30	29	28	27	26	25	24
			RESE	RVED	SUD.	5	
23	22	21	20	19	18	17	16
			RESE	RVED	8	SAT	2
15	14	13	12	11	10	9	8
			RESE	RVED		0	2
7	6	5	4	3	2	1	0
		RESERVED			WRBEN	DCAEN	ICAEN

BITS		DESCRIPTION
[31:3]	RESERVED	-
		Write buffer enable
[2]	WRBEN	Write buffer is disabled after reset.
[4]	WINDEN	1 = enable write buffer
		0 = disable write buffer
		D-Cache enable
[1]	DCAEN	D-Cache is disabled after reset.
[']	DOALIN	1 = enable D-cache
		0 = disable D-cache
		I-Cache enable
[0]	ICAEN	I-Cache is disabled after reset.
		1 = enable I-cache
VQ.	2	0 = disable I-cache
		Publication Release Date: November 23, 2013 - 85 - Revision A3

## **Control Register (CAHCON)**

Cache controller supports one Control register used to control the following operations.

- Flush I-Cache and D-Cache
- Load and lock I-Cache and D-Cache
- Unlock I-Cache and D-Cache
- Drain write buffer

These command set bits in **CAHCON** register are auto-clear bits. As the end of execution, that command set bit will be cleared to "0" automatically.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CAHCON	0xFFF0_2004	R/W	Cache control register	0x0000_0000

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
RESERVED										
15	14	13	12	11	10	9	8			
			RESE	RVED						
7	6	5	4	3	2	1	0			
DRWB	ULKS	ULKA	LDLK	FLHS	FLHA	DCAH	ICAH			

1200	BITS		DESCRIPTION				
SEA.	[31:8]	RESERVED	-				
25	[7]	DRWB	Drain write buffer				
12	[/]	DRWB	Forces write buffer data to be written to main memory.				
1	1 St.		Unlock I-Cache/D-Cache single line				
X	[6]	ULKS	Unlocks the I-Cache/D-Cache per line. Both <b>WAY</b> and <b>ADDR</b> bits in <b>CAHADR</b> register must be specified.				
	Va.	22	Unlock I-Cache/D-Cache entirely				
	[5]	ULKA	Unlocks the entire I-Cache/D-Cache, the lock bit "L" will be cleared to 0.				
	5	n So	Load and Lock I-Cache/D-Cache				
	[4]	LDLK	Loads the instruction or data from external memory and locks into cache. Both <b>WAY</b> and <b>ADDR</b> bits in <b>CAHADR</b> register must be specified.				

- 86 -

Continued.

BITS		DESCRIPTION
		Flush I-Cache/D-Cache single line
[3]	FLHS	Flushes the entire I-Cache/D-Cache per line. Both <b>WAY</b> and <b>ADDR</b> bits in <b>CAHADR</b> register must be specified.
		Flush I-Cache/D-Cache entirely
[2] FLHA	To flush the entire I-Cache/D-Cache, also flushes any locked-down code. If the I-Cache/D-Cache contains locked down code, the programmer must flush lines individually	
[4]	DCAH	D-Cache selected
[1]	DCAR	When set to "1", the command set is executed with D-Cache.
[0]	ICAH	I-Cache selected
[0]	ICAN	When set to "1", the command set is executed with I-Cache.

**NOTE**: When using the **FLHA** or **ULKA** command, you can set **both ICAH** and **DCAH** bits to execute entire I-Cache **and** D-Cache flushing or unlocking. But, **FLHS** and **ULKS** commands can only be executed with a cache line specified by **CAHADR** register in I-Cache **or** D-Cache at a time. If you set **both ICAH** and **DCAH** bits, and set **FLHS** or **ULKS** command bit, it will be treated as an invalid command and no operation is done and the command terminates with no exception.

The **Drain Write Buffer** operation is only for D-Cache. To perform this operation, you must set **DRWB** and **DCAH** bits. If the **ICAH** bit is set when using **DRWB** command, it will be an invalid command and no operation is done and the command terminates with no exception.



- 87 -

## Address Register (CAHADR)

NUC745 Cache Controller supports one address register. This address register is used with the command set in the control register (CAHCON) by specifying instruction/data address.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CAHADR	0xFFF0_2008	R/W	Cache address register	0x0000_0000

31	30	29	28	27	26	25	24
WAY				ADDR	2	50	6
23	22	21	20	19	18	17	16
			ADD	DR		2h	NO2
15	14	13	12	11	10	9	8
			ADE	DR			(6))
7	6	5	4	3	2	1	0
		-	ADE	DR			6

BITS		DESCRIPTION
		Way selection
[31]	WAY	0 = Way0 is selected
		1 = Way1 is selected
[30:0]	ADDR	The absolute address of instruction or data
		Publication Release Date: November 23, 2013 - 88 - Revision A3

## Cache Test Register 0 (CTEST0)

Cache test control register that configures the cache and tag ram testing enable or disable. In addition, this register controls the built-in-self-test (BIST) function of SRAM.

REGISTER	ADDRESS R/W DESCRIPTION RESE									
CTEST0	0xFFF6_0	000 R/W	Cache test register 0			0x0000_000				
31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
RESERVED										
15	14	13	12	11	10	9	8			
BISTEN		RESERVED		BST_GP3	BST_GP2	BST_GP1	BST_GP0			
7	6	5	4	3	2	1	0			
		F	RESERVED				CATEST			

	BITS		DESCRIPTION
	[31:16]	RESERVED	- <sup>C</sup>
	[15]		BIST mode enable
		BISTEN	When set to "1", BIST mode will be enabled, the selected memory groups begins to be tested by BIST.
	[14:12]	RESERVED	-
		BIST_GP3	Memory group 3 is selected to test by BIST
36	[11]		When set to "1", memory group 3, including data cache tag ram way 0 and way 1, are selected to be tested by BIST.
100		BIST_GP2	Memory group 2 is selected to test by BIST
and	[10]		When set to "1", memory group 2, including program cache tag ram way 0 and way 1, are selected to be tested by BIST.
- 13	1		Memory group 1 is selected to test by BIST
X	[9]	BIST_GP1	When set to "1", memory group 1, including data cache ram way 0 and way 1, are selected to be tested by BIST.
	Val	12	Memory group 0 is selected to test by BIST
	[8]	BIST_GP0	When set to "1", memory group 0, including program cache ram way 0 and way 1, are selected to be tested by BIST.
	[7:0]	RESERVED	-

\*\* Note: The 4 memory groups can be selected and tested simultaneously by BIST.

- 89 -

## Cache Test Register 1 (CTEST1)

Cache Test Register that will be read back to provide the status of cache RAM BIST. Whether the BIST is finish and all of bank of SRAM are tested successfully will be presented in this register.

					V.7.65	7				
REGISTER	ADDRES	S	R/W		DESCRIP	TION RESET VALU				
CTEST1	0xFFF6_0	004	R	Cache test	register 1	0x0000_000				
						No C	1			
31	30	2	9	28	27	26	25	24		
FINISH		RESERVED								
23	22	21		20	19	18	17	16		
RESERVED										
15	14	1	3	12	11	10	9	8		
RESERVED										
7	6	5	5	4	3	2	1	0		
BFAIL7	BFAIL6	BFA	IL5	BFAIL4	BFAIL3	BFAIL2	BFAIL1	BFAIL0		

	BITS		DESCRIPTION
	[31]		BIST completed
		FINISH	This bit is "0" initially. When BIST mode enabled, this bit will be "1" after BIST test completed. The values of BFAIL0-7 are valid only after FINISH = 1.
	[30:8]	RESERVED	-
			BIST test fail for data cache tag ram way 1
	[7]	BFAIL7	If this bit equals to "1", it indicates the data cache tag ram for way 1 is tested fail by BIST. "0" means the test is passed.
No.		BFAIL6	BIST test fail for data cache tag ram way 0
ght 1	[6]		If this bit equals to "1", it indicates the data cache tag ram for way 0 is tested fail by BIST. "0" means the test is passed.
	10 m	BFAIL5	BIST test fail for instruction cache tag ram way 1
Ľ	[5]		If this bit equals to "1", it indicates the instruction cache tag ram for way 1 is tested fail by BIST. "0" means the test is passed.
	Son ?		BIST test fail for instruction cache tag ram way 0
	[4]	BFAIL4	If this bit equals to "1", it indicates the instruction cache tag ram for way 0 is tested fail by BIST. "0" means the test is passed.
	6	b Co.	BIST test fail for data cache ram way 1
	[3]	BFAIL3	If this bit equals to "1", it indicates the data cache ram for way 1 is tested fail by BIST. "0" means the test is passed.

- 90 -

Continued.

BITS	DESCRIPTION						
		BIST test fail for data cache ram way 0					
[2]	[2] BFAIL2	If this bit equals to "1", it indicates the data cache ram for way 0 is tested fail by BIST. "0" means the test is passed.					
		BIST test fail for instruction cache ram way 1					
[1] BFAIL1	BFAIL1	If this bit equals to "1", it indicates the instruction cache ram for way 1 is tested fail by BIST. "0" means the test is passed.					
		BIST test fail for instruction cache ram way 0					
[0]	BFAILO	If this bit equals to "1", it indicates the instruction cache ram for way 0 is tested fail by BIST. "0" means the test is passed.					



- 91 -

## 6.5 Ethernet MAC Controller

### **Overview**

The NUC745 provides an Ethernet MAC Controller (EMC) for LAN application. This EMC has its DMA controller, transmit FIFO, and receive FIFO.

The Ethernet MAC controller consists of IEEE 802.3/Ethernet protocol engine with internal CAM function for Ethernet MAC address recognition, Transmit-FIFO, Receive-FIFO, TX/RX state machine controller and status controller. The EMC only supports RMII (Reduced MII) interface to connect with PHY operating on 50MHz REF\_CLK.

## Features

- Supports IEEE Std. 802.3 CSMA/CD protocol.
- Supports both half and full duplex for 10M/100M bps operation.
- Supports RMII interface.
- Supports MII Management function.
- Supports pause and remote pause function for flow control.
- Supports long frame (more than 1518 bytes) and short frame (less than 64 bytes) reception.
- Supports 16 entries CAM function for Ethernet MAC address recognition.

- 92 -

- Supports internal loop back mode for diagnostic.
- Supports 256 bytes embedded transmit and receive FIFO.
- Supports DMA function.



## NUVOTON

#### 6.5.1 **EMC** Functional Description

#### **MII Management State Machine**

The MII management function of EMC is compliant to IEEE 802.3 Std. Through the MII management interface, software can access the control and status registers of the external PHY chip. Tow programmable register MIID (MAC MII Management Data Register) and MIIDA (MAC MII Management Data Control and Address Register) are for MII management function. Set the bit BUSY of MIIDA register will trigger the MII management state machine. After the MII management cycle is finished, the BUSY bit will be cleared automatically.

#### Media Access Control (MAC)

The function of NUC745 MAC fully meets the requirements defined by the IEEE802.3u specification. The following paragraphs will describe the frame structure and the operation of the transmission and receive.

The transmission data frame sent from the transmit DMA will be encapsulated by the MAC before transmitting onto the MII bus. The sent data will be assembled with the preamble, the start frame delimiter (SFD), the frame check sequence and the padding for enforcing those less than 64 bytes to meet the minimum size frame and CRC sequence. The out going frame format will be as following

0101010 10101010 1010101	1 d0	d1	d2	-	dn	Padding	CRC31	CRC30		CRC0	
--------------------------	------	----	----	---	----	---------	-------	-------	--	------	--

As mentioned by the above format, the preamble is a consecutive 7-byte long with the pattern "10101010" and the SFD is a one byte 10101011 data. The padding data will be all 0 value if the sent data frame is less than 64 bytes. The padding disable function specified in the bit P of the transmit descriptor is used to control if the MAC needs to pad data at the end of frame data or not when the transmitted data frame is less than 64 bytes. The padding data will not be appended if the padding disable bit is set to be high. The bits CRC0 ... CRC31 are the 32 bits cyclic redundancy check (CRC) sequence. The CRC encoding is defined by the following polynomial specified by the IEEE802.3. This 32 bits CRC appending function will be disabled if the Inhibit CRC of the transmission descriptor is set to high.

The MAC also performs many other transmission functions specified by the IEEE802.3, including the inter-frame spacing function, collision detection, collision enforcement, collision back off and retransmission. The collision back-off timer is a function of the integer slot time, 512 bit times. The number of slot times to delay between the current transmissions attempts to the next attempt is determined by a uniformly distributed random integer algorithm specified by the IEEE802.3. The MAC performs the receive functions specified by the IEEE 802.3 including the address recognition function, . SE the frame check sequence validation, the frame disassembly, framing and collision filtering.

- 93 -

### **EMC** Descriptors

A link-list data structure named as descriptor is used to keep the control, status and data information of each frame. Through the descriptor, CPU and EMC exchange the information for frame reception and transmission.

Two different descriptors are defined in NUC745. One named as Rx descriptor for frame reception and the other names as Tx descriptor for frame transmission. Each Rx descriptor consists of four words. There is much information kept in the descriptors and details are described as below.

#### 6.5.1.1. Rx Buffer Descriptor

33 10	2 9	1 6	1 5		0				
0	Rx Status			Receive Byte Count					
	Receive Buffer Starting Address BO								
	Reserved								
	Next	Rx Descriptor	r Starting Add	dress	20				

31	30	29	28	27	26	25	24			
Owr	ner			Res	erved					
23	22	21	20	19	18	17	16			
Reserved	RP	ALIE	RXGD	PTLE	Reserved	CRCE	RXINTR			
15         14         13         12         11         10         9         8										
RBC										
7	6	5	4	3	2	1	0			
			R	BC						

### **Rx Descriptor Word 0**

#### Owner [31:30]: Ownership

The ownership field defines which one, the CPU or EMC, is the owner of each Rx descriptor. Only the owner has right to modify the Rx descriptor and the others can read the Rx descriptor only.

00: The owner is CPU

01: Undefined

10: The owner is EMC

11: Undefined

If the O=2'b10 indicates the EMC RxDMA is the owner of Rx descriptor and the Rx descriptor is available for frame reception. After the frame reception completed, if the frame needed NAT translation, EMC RxDMA modify ownership field to 2'b11. Otherwise, the ownership field will be modified to 2'b00.

- 94 -

If the O=2'b00 indicates the CPU is the owner of Rx descriptor. After the CPU completes processing the frame, it modifies the ownership field to 2'b10 and releases the Rx descriptor to EMC RxDMA.

### Rx Status [29:16]: Receive Status

This field keeps the status for frame reception. All status bits are updated by EMC. In the receive status, bits 29 to 23 are undefined and reserved for the future.

#### RP [22]: Runt Packet

The RP indicates the frame stored in the data buffer pointed by Rx descriptor is a short frame (frame length is less than 64 bytes).

1'b0: The frame is not a short frame.

1'b1: The frame is a short frame.

### ALIE [21]: Alignment Error

The ALIE indicates the frame stored in the data buffer pointed by Rx descriptor is not a multiple of byte.

1'b0: The frame is a multiple of byte.

1'b1: The frame is not a multiple of byte.

### **RXGD [20]: Frame Reception Complete**

The RXGD indicates the frame reception has completed and stored in the data buffer pointed by Rx descriptor.

1'b0: The frame reception not complete yet.

1'b1: The frame reception completed.

### PTLE [19]: Packet Too Long

The PTLE indicates the frame stored in the data buffer pointed by Rx descriptor is a long frame (frame length is greater than 1518 bytes).

1'b0: The frame is not a long frame.

1'b1: The frame is a long frame.

## CRCE [17]: CRC Error

The CRCE indicates the frame stored in the data buffer pointed by Rx descriptor incurred CRC error. 1'b0: The frame doesn't incur CRC error.

1'b1: The frame incurred CRC error.

- 95 -

### **RXINTR [16]: Receive Interrupt**

The RXINTR indicates the frame stored in the data buffer pointed by Rx descriptor caused an interrupt condition.

1'b0: The frame doesn't cause an interrupt.

1'b1: The frame caused an interrupt.

### RBC [15:0]: Receive Byte Count

The RBC indicates the byte count of the frame stored in the data buffer pointed by Rx descriptor. The four bytes CRC field is also included in the receive byte count. But if the SPCRC of register MCMDR is enabled, the four bytes CRC field will be excluded from the receive byte count.

			V ale							
31	30	29	28	27	26	25	24			
			RXI	BSA			N. C.			
23	22	21	20	19	18	17	16			
RXBSA										
15	14	13	12	11	10	9	8			
RXBSA										
7	6	5	4	3	2	1	0			
		RX	BSA			BO				

### **Rx Descriptor Word 1**

### **RXBSA [31:2]: Receive Buffer Starting Address**

The RXBSA indicates the starting address of the receive frame buffer. The RXBSA is used to be the bit 31 to 2 of memory address. In other words, the starting address of the receive frame buffer always located at word boundary.

### BO [1:0]: Byte Offset

The BO indicates the byte offset from RXBSA where the received frame begins to store. If the BO is 2'b01, the starting address where the received frame begins to store is RXBSA+2'b01, and so on.

- 96 -

## **Rx Descriptor Word 2**

31	30	29	28	27	26	25	24				
			Rese	erved	AN CONTRACT						
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	9	8						
		50.									
7	6	5	4	3	2	1	0				
			Rese	erved		SA.	1ha				

The Rx descriptor word 2 keeps obsolete information for MAC translation. Therefore, these information bits are undefined and should be ignored.

## **Rx Descriptor Word 3**

31     30     29     28     27     26     25     24       NRXDSA       23     22     21     20     19     18     17     16       NRXDSA       15     14     13     12     11     10     9     8       NRXDSA       7     6     5     4     3     2     1     0		-													
23         22         21         20         19         18         17         16           NRXDSA           15         14         13         12         11         10         9         8           NRXDSA	31	30	29	28	27	26	25	24							
NRXDSA           15         14         13         12         11         10         9         8           NRXDSA				NRX	DSA			3							
15 14 13 12 11 10 9 8 NRXDSA	23	23 22 21 20 19 18 17 16													
NRXDSA	NRXDSA														
	15         14         13         12         11         10         9         8														
7 6 5 4 3 2 1 0	NRXDSA														
	7 6 5 4 3 2 1 0														
NRXDSA				NRX	DSA										

## NRXDSA [31:0]: Next Rx Descriptor Starting Address

The Rx descriptor is a link-list data structure. Consequently, NRXDSA is used to keep the starting address of the next Rx descriptor. The bits [1:0] will be ignored by EMC. So, all Rx descriptor must locate at word boundary memory address.

- 97 -

## 6.5.1.2. Tx Buffer Descriptor

3 3		1 1				
1 0		6 5	3	2	1	0
0	Res	erved		I	С	Ρ
	Transmit Buffer	Starting Address	20		В	0
	Tx Status	Trar	smit Byte Count			
	Next Tx Descr	iptor Starting Address	S. Stor			

## **Tx Descriptor Word 0**

					17			
31	30	29	28	27	26	25	24	
Owner			Reserved					
23	22	21	20	19	18	17	16	
			Res	erved		97	son a	
15	14	13	12	11	10	9	8	
Reserved							127	
7	6	5	4	3	2	1	0	
		Reserved			IntEn	CRCApp	PadEn	

## Owner [31]: Ownership

The ownership field defines which one, the CPU or EMC, is the owner of each Tx descriptor. Only the owner has right to modify the Tx descriptor and the other can read the Tx descriptor only.

0: The owner is CPU

1: The owner is EMC

If the O=1'b1 indicates the EMC TxDMA is the owner of Tx descriptor and the Tx descriptor is available for frame transmission. After the frame transmission completed, EMC TxDMA modify ownership field to 1'b0 and return the ownership of Tx descriptor to CPU.

If the O=1'b0 indicates the CPU is the owner of Tx descriptor. After the CPU prepares new frame to wait transmission, it modifies the ownership field to 1'b1 and releases the Tx descriptor to EMC TxDMA.

### IntEn [2]: Transmit Interrupt Enable

The IntEn controls the interrupt trigger circuit after the frame transmission completed. If the IntEn is enabled, the EMC will trigger interrupt after frame transmission completed. Otherwise, the interrupt doesn't be triggered.

- 98 -

1'b0: Frame transmission interrupt is masked.

1'b1: Frame transmission interrupt is enabled.

### CRCApp [1]: CRC Append

The CRCApp control the CRC append during frame transmission. If CRCApp is enabled, the 4-bytes CRC checksum will be appended to frame at the end of frame transmission.

1'b0: 4-bytes CRC appending is disabled.

1'b1: 4-bytes CRC appending is enabled.

### PadEN [0]: Padding Enable

The PadEN control the PAD bits appending while the length of transmission frame is less than 60 bytes. If PadEN is enabled, EMC does the padding automatically.

1'b0: PAD bits appending is disabled.

1'b1: PAD bits appending is enabled.

## **Tx Descriptor Word 1**

31	30	29	28	27	26	25	24
TXBSA							
23	22	21	20	19	18	17	16
TXBSA							
15	14	13	12	11	10	9	8
TXBSA							
7	6	5	4	3	2	1	0
	TXBSA					E	80

### TXBSA [31:2]: Transmit Buffer Starting Address

The TXBSA indicates the starting address of the transmit frame buffer. The TXBSA is used to be the bit 31 to 2 of memory address. In other words, the starting address of the transmit frame buffer always located at word boundary.

### BO [1:0]: Byte Offset

The BO indicates the byte offset from TXBSA where the transmit frame begins to read. If the BO is 2'b01, the starting address where the transmit frame begins to read is TXBSA+2'b01, and so on.



- 99 -

## **Tx Descriptor Word 2**

31	30	29	28	27	26	25	24
	CC	NT		Reserved	SQE	PAU	ТХНА
23	22	21	20	19	18	17	16
LC	TXABT	NCS	EXDEF	ТХСР	Reserved	DEF	TXINTR
15	14	13	12	11	10	9	8
	TBC						
7	6	5	4	3	2	1	0
			Т	вс	3	R V	26

### CCNT [31:28]: Collision Count

The CCNT indicates the how many collision occurred consecutively during a packet transmission. If the packet incurred 16 consecutive collisions during transmission, the CCNT will be 4'h0 and bit TXABT will be set to 1.

### SQE [26]: SQE Error

The SQE indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode. The SQE error check will only be done while both bit EnSQE of MCMDR is enabled and EMC is operating on 10Mbps half-duplex mode.

1'b0: No SQE error found at end of packet transmission.

1'b0: SQE error found at end of packet transmission.

#### PAU [25]: Transmission Paused

THE PAU INDICATES THE NEXT NORMAL PACKET transmission process will be paused temporally because EMC received a PAUSE control frame, or S/W set bit SDPZ of MCMDR and make EMC to transmit a PAUSE control frame out.

1'b0: Next normal packet transmission process will go on.

1'b1: Next normal packet transmission process will be paused.

### TXHA [24]: Transmission Halted

The TXHA indicates the next normal packet transmission process will be halted because the bit TXON of MCMDR is disabled be S/W.

1'b0: Next normal packet transmission process will go on.

1'b1: Next normal packet transmission process will be halted.

- 100 -

### LC [23]: Late Collision

The LC indicates the collision occurred in the outside of 64 bytes collision window. This means after the 64 bytes of a frame has transmitted out to the network, the collision still occurred. The late collision check will only be done while EMC is operating on half-duplex mode.

1'b0: No collision occurred in the outside of 64 bytes collision window.

1'b1: Collision occurred in the outside of 64 bytes collision window.

### **TXABT [22]: Transmission Abort**

The TXABT indicates the packet incurred 16 consecutive collisions during transmission, and then the transmission process for this packet is aborted. The transmission abort is only available while EMC is operating on half-duplex mode.

1'b0: Packet doesn't incur 16 consecutive collisions during transmission.

1'b1: Packet incurred 16 consecutive collisions during transmission.

### NCS [21]: No Carrier Sense

The NCS indicates the MII I/F signal CRS doesn't active at the start of or during the packet transmission. The NCS is only available while EMC is operating on half-duplex mode.

1'b0: CRS signal actives correctly.

1'b1: CRS signal doesn't active at the start of or during the packet transmission.

## EXDEF [20]: Defer Exceed

The EXDEF indicates the frame waiting for transmission has deferred over 0.32768ms on 100Mbps mode, or 3.2768ms on 10Mbps mode. The deferral exceed check will only be done while bit NDEF of MCMDR is disabled, and EMC is operating on half-duplex mode.

1'b0: Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).

1'b1: Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).

## **TXCP** [19]: Transmission Complete

The TXCP indicates the packet transmission has completed correctly.

1'b0: The packet transmission doesn't complete.

1'b1: The packet transmission has completed.

## DEF [17]: Transmission Deferred

The DEF indicates the packet transmission has deferred once. The DEF is only available while EMC is operating on half-duplex mode.

1'b0: Packet transmission doesn't defer.

1'b1: Packet transmission has deferred once.

- 101 -

### **TXINTR** [16]: Transmit Interrupt

The TXINTR indicates the packet transmission caused an interrupt condition.

- 1'b0: The packet transmission doesn't cause an interrupt.
- 1'b1: The packet transmission caused an interrupt.

## TBC [15:0]: Transmit Byte Count

The TBC indicates the byte count of the frame stored in the data buffer pointed by Tx descriptor for transmission.

31 30 29 28 27 26	25	24
NTXDSA	Vie	2002
23 22 21 20 19 18	17	16
NTXDSA		6.9
15 14 13 12 11 10	9	8
NTXDSA		4
7 6 5 4 3 2	1	0
NTXDSA		

### **Tx Descriptor Word 3**

### NTXDSA [31:0]: Next Tx Descriptor Starting Address

The Tx descriptor is a link-list data structure. Consequently, NTXDSA is used to keep the starting address of the next Tx descriptor. The bits [1:0] will be ignored by EMC. So, all Tx descriptor must locate at word boundary memory address.

- 102 -



### 6.5.2 EMC Register Mapping

The EMC implements many registers and the registers are separated into three types, the control registers, the status registers and diagnostic registers. The control registers are used by S/W to pass control information to EMC. The status registers are used to keep EMC operation status for S/W. And, the diagnostic registers are used for debug only.

#### **EMC Registers**

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CONTROL	REGISTERS (44)			
CAMCMR	0xFFF0_3000	R/W	CAM Command Register	0x0000_0000
CAMEN	0xFFF0_3004	R/W	CAM Enable Register	0x0000_0000
CAM0M	0xFFF0_3008	R/W	CAM0 Most Significant Word Register	0x0000_0000
CAM0L	0xFFF0_300C	R/W	CAM0 Least Significant Word Register	0x0000_0000
CAM1M	0xFFF0_3010	R/W	CAM1 Most Significant Word Register	0x0000_0000
CAM1L	0xFFF0_3014	R/W	CAM1 Least Significant Word Register	0x0000_0000
CAM2M	0xFFF0_3018	R/W	CAM2 Most Significant Word Register	0x0000_0000
CAM2L	0xFFF0_301C	R/W	CAM2 Least Significant Word Register	0x0000_0000
CAM3M	0xFFF0_3020	R/W	CAM3 Most Significant Word Register	0x0000_0000
CAM3L	0xFFF0_3024	R/W	CAM3 Least Significant Word Register	0x0000_0000
CAM4M	0xFFF0_3028	R/W	CAM4 Most Significant Word Register	0x0000_0000
CAM4L	0xFFF0_302C	R/W	CAM4 Least Significant Word Register	0x0000_0000
CAM5M	0xFFF0_3030	R/W	CAM5 Most Significant Word Register	0x0000_0000
CAM5L	0xFFF0_3034	R/W	CAM5 Least Significant Word Register	0x0000_0000
CAM6M	0xFFF0_3038	R/W	CAM6 Most Significant Word Register	0x0000_0000
CAM6L	0xFFF0_303C	R/W	CAM6 Least Significant Word Register	0x0000_0000
CAM7M	0xFFF0_3040	R/W	CAM7 Most Significant Word Register	0x0000_0000
CAM7L	0xFFF0_3044	R/W	CAM7 Least Significant Word Register	0x0000_0000
CAM8M	0xFFF0_3048	R/W	CAM8 Most Significant Word Register	0x0000_0000
CAM8L	0xFFF0_304C	R/W	CAM8 Least Significant Word Register	0x0000_0000
CAM9M	0xFFF0_3050	R/W	CAM9 Most Significant Word Register	0x0000_0000
CAM9L	0xFFF0_3054	R/W	CAM9 Least Significant Word Register	0x0000_0000
CAM10M	0xFFF0_3058	R/W	CAM10 Most Significant Word Register	0x0000_0000
CAM10L	0xFFF0_305C	R/W	CAM10 Least Significant Word Register	0x0000_0000
CAM11M	0xFFF0_3060	R/W	CAM11 Most Significant Word Register	0x0000_0000
CAM11L	0xFFF0_3064	R/W	CAM11 Least Significant Word Register	0x0000_0000

- 103 -

#### Continued.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CONTROL F	REGISTERS (44)			
CAM12M	0xFFF0_3068	R/W	CAM12 Most Significant Word Register	0x0000_0000
CAM12L	0xFFF0_306C	R/W	CAM12 Least Significant Word Register	0x0000_0000
CAM13M	0xFFF0_3070	R/W	CAM13 Most Significant Word Register	0x0000_0000
CAM13L	0xFFF0_3074	R/W	CAM13 Least Significant Word Register	0x0000_0000
CAM14M	0xFFF0_3078	R/W	CAM14 Most Significant Word Register	0x0000_0000
CAM14L	0xFFF0_307C	R/W	CAM14 Least Significant Word Register	0x0000_0000
CAM15M	0xFFF0_3080	R/W	CAM15 Most Significant Word Register	0x0000_0000
CAM15L	0xFFF0_3084	R/W	CAM15 Least Significant Word Register	0x0000_0000
TXDLSA	0xFFF0_3088	R/W	Transmit Descriptor Link List Start Address Register	0xFFFF_FFC
RXDLSA	0xFFF0_308C	R/W	Receive Descriptor Link List Start Address Register	0xFFFF_FFC
MCMDR	0xFFF0_3090	R/W	MAC Command Register	0x0000_0000
MIID	0xFFF0_3094	R/W	MII Management Data Register	0x0000_0000
MIIDA	0xFFF0_3098	R/W	MII Management Control and Address Register	0x0090_0000
FFTCR	0xFFF0_309C	R/W	FIFO Threshold Control Register	0x0000_0101
TSDR	0xFFF0_30A0	W	Transmit Start Demand Register	Undefined
RSDR	0xFFF0_30A4	W	Receive Start Demand Register	Undefined
DMARFC	0xFFF0_30A8	R/W	Maximum Receive Frame Control Register	0x0000_0800
MIEN	0xFFF0_30AC	R/W	MAC Interrupt Enable Register	0x0000_0000
Status Reg	isters (11)			
MISTA	0xFFF0_30B0	R/W	MAC Interrupt Status Register	0x0000_0000
MGSTA	0xFFF0_30B4	R/W	MAC General Status Register	0x0000_0000
MPCNT	0xFFF0_30B8	R/W	Missed Packet Count Register	0x0000_7FFF
MRPC	0xFFF0_30BC	R	MAC Receive Pause Count Register	0x0000_0000
MRPCC	0xFFF0_30C0	R	MAC Receive Pause Current Count Register	0x0000_0000
MREPC	0xFFF0_30C4	R	MAC Remote Pause Count Register	0x0000_0000
DMARFS	0xFFF0_30C8	R/W	DMA Receive Frame Status Register	0x0000_0000

#### Continued.

REGISTER	R ADDRESS R/W DESCRIPTION		RESET VALUE						
Status Registers (11)									
CTXDSA	0xFFF0_30CC	R	Current Transmit Descriptor Start Address Register	0x0000_0000					
CTXBSA	0xFFF0_30D0	R	Current Transmit Buffer Start Address Register	0x0000_0000					
CRXDSA	0xFFF0_30D4	R	Current Receive Descriptor Start Address Register	0x0000_0000					
CRXBSA	0xFFF0_30D8	R	Current Receive Buffer Start Address Register	0x0000_0000					
Diagnostic	Registers (7)								
RXFSM	0xFFF0_3200	R	Receive Finite State Machine Register	0x0081_1101					
TXFSM	0xFFF0_3204	R	Transmit Finite State Machine Register	0x0101_1101					
FSM0	0xFFF0_3208	R	Finite State Machine Register 0	0x0001_0101					
FSM1	0xFFF0_320C	R	Finite State Machine Register 1	0x1100_0100					
DCR	0xFFF0_3210	R/W	Debug Configuration Register	0x0000_003F					
DMMIR	0xFFF0_3214	R	Debug Mode MAC Information Register	0x0000_0000					
BISTR	0xFFF0_3300	R/W	BIST Mode Register	0x0000_0000					

- 105 -

#### 6.5.2.1. Register Details

### CAM Command Register (CAMCMR)

The EMC of NUC745 supports CAM function for destination MAC address recognition. The CAMCMR control the CAM comparison function, and unicast, multicast, and broadcast packet reception.

REGISTER	ADDRESS R/W		DESCRIPTION	RESET VALUE	
CAMCMR	0xFFF0_3000	R/W	CAM Command Register	0x0000_0000	

					~ ~ ~ ~ ~		
31	30	29	28	27	26	25	24
			Res	erved		56 0	26
23	22	21	20	19	18	17	16
	·		Res	erved		23	200
15	14	13	12	11	10	9	8
	·		Res	erved			No.
7	6	5	4	3	2	1	0
	Reserved		ECMP	CCAM	ABP	AMP	AUP

	BITS		DESCRIPTIONS
	[31:5]	Reserved	-
Star Star	[4]	ECMP	<ul> <li>The ECMP(Enable CAM Compare) controls the enable of CAM comparison function for destination MAC address recognition.</li> <li>If S/W wants to receive a packet with specific destination MAC address, configures the MAC address into anyone of 16 CAM entries, then enables that CAM entry and set ECMP to 1.</li> <li>1'b0: Disable CAM comparison function for destination MAC address recognition.</li> <li>1'b1: Enable CAM comparison function for destination MAC address recognition.</li> </ul>
	[3]	CCAM	The <b>CCAM(Complement CAM Compare)</b> controls the complement of the CAM comparison result. If the ECMP and CCAM are both enabled, the incoming packet with specific destination MAC address configured in CAM entry will be dropped. And the incoming packet with destination MAC address doesn't configured in any CAM entry will be received. 1'b0: The CAM comparison result doesn't be complemented. 1'b1: The CAM comparison result will be complemented.
		NOW R	Publication Release Date: November 23, 2013 - 106 - Revision A3

Continued.

	-	
BITS		DESCRIPTIONS
[2]	ABP	The Accept Broadcast Packet controls the broadcast packet reception. If ABP is enabled, EMC receives all incoming packet it's destination MAC address is a broadcast address. 1'b0: EMC receives packet depends on the CAM comparison result. 1'b1: EMC receives all broadcast packets.
[1]	AMP	The <b>Accept Multicast Packet</b> controls the multicast packet reception. If AMP is enabled, EMC receives all incoming packet it's destination MAC address is a multicast address. 1'b0: EMC receives packet depends on the CAM comparison result. 1'b1: EMC receives all multicast packets.
[0]	AUP	The <b>Accept Unicast Packet</b> controls the unicast packet reception. If AUP is enabled, EMC receives all incoming packet it's destination MAC address is a unicast address. 1'b0: EMC receives packet depends on the CAM comparison result. 1'b1: EMC receives all unicast packets.

#### CAMCMR SETTING AND COMPARISON RESULT

#### **CAMCMR Setting and Comparison Result**

The following table is the address recognition result in different CAMCMR configuration. The column Result shows the incoming packet type that can pass the address recognition in specific CAM configuration. The C, U, M and B represents the:

- C: It indicates the destination MAC address of incoming packet has been configured in CAM entry.
- U: It indicates the incoming packet is a unicast packet.

M: It indicates the incoming packet is a multicast packet.

*B*: It indicates the incoming packet is a broadcast packet.

					1.			
	ULT	RES		ABP	AMP	AUP	CCAM	ECMP
	acket	No Pa		0	0	0	0	0
			В	1	0	0	0	0
			М	0	1	0	0	0
		В	М		1	0	0	0
		U	С	0	0	1	0	0
	В	U	С	17	0	1	0	0
	М	U	С	0	1	1	0	0
В	М	U	С	1	1	1	0	0
В	М	U	С	0	0	0	1	0
В	М	U	С	1	0	0	1	0
В	М	U	С	0	1	0	1	0
В	М	U	С	1	1	0	1	0
В	М	U	С	0	0	1	1	0
В	М	U	С	1	0	1	1	0
В	М	U	С	0	1	1	1	0
В	М	U	С	1	1	1	1	0
			С	0	0	0	0	1
		В	С	1	0	0	0	1
		М	С	0	1	0	0	1
	В	Ν	С	1	1	0	0	1
		U	С	0	0	1	0	1
	В	U	С	1	0	1	0	1
	М	U	С	0	1	1	0	1
В	М	U	С	1	1	1	0	1
	В	М	U	0	0	0	1	1
	В	М	U	1	0	0	1	1
	В	М	U	0	1	0	1	1
	В	М	U	1	1	0	1	1
В	М	U	С	0	0	1	1	1
В	М	U	С	1	0	1	1	1
В	М	U	С	0	1	1	1	1
В	М	U	С	1	1	1	1	1

### **CAM Enable Register (CAMEN)**

The CAMEN controls the validation of each CAM entry. Each CAM entry must be enabled first before it can participate in the destination MAC address recognition.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CAMEN	0xFFF0_3004	R/W	CAM Enable Register	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
CAM15EN	CAM14EN	CAM13EN	CAM12EN	CAM11EN	CAM10EN	CAM9EN	CAM8EN			
7	6	5	4	3	2	1	0			
CAM7EN	CAM6EN	CAM5EN	CAM4EN	CAM3EN	CAM2EN	CAM1EN	CAMOEN			

	BITS		DESCRIPTIONS
	[31:16]		Reserved
	[15:13]	CAM15EN CAM14EN CAM13EN	The CAM entry 13, 14 and 15 are for PAUSE control frame transmission. If S/W wants to transmit a PAUSE control frame out to network, the enable bits of these three CAM entries all must be enabled first.
92	[12]	CAM12EN	CAM entry 12 is enabled 1'b0: CAM entry 12 disabled. 1'b1: CAM entry 12 enabled.
- R	[11]	CAM11EN	CAM entry 11 is enabled 1'b0: CAM entry 11 disabled. 1'b1: CAM entry 11 enabled.
	[10]	CAM10EN	CAM entry 10 is enabled 1'b0: CAM entry 10 disabled. 1'b1: CAM entry 10 enabled.
		ALON C	Publication Release Date: November 23, 2013 - 109 - Revision A3

Continued.

B	ITS		DESCRIPTIONS
[	9]	CAM9EN	CAM entry 9 is enabled 1'b0: CAM entry 9 disabled. 1'b1: CAM entry 9 enabled.
[	8]	CAM8EN	CAM entry 8 is enabled 1'b0: CAM entry 8 disabled. 1'b1: CAM entry 8 enabled.
[	7]	CAM7EN	CAM entry 7 is enabled 1'b0: CAM entry 7 disabled. 1'b1: CAM entry 7 enabled.
[	6]	CAM6EN	CAM entry 6 is enabled 1'b0: CAM entry 6 disabled. 1'b1: CAM entry 6 enabled.
[	5]	CAM5EN	CAM entry 5 is enabled 1'b0: CAM entry 5 disabled. 1'b1: CAM entry 5 enabled.
[	[4]	CAM4EN	CAM entry 4 is enabled 1'b0: CAM entry 4 disabled. 1'b1: CAM entry 4 enabled.
[	3]	CAM3EN	CAM entry 3 is enabled 1'b0: CAM entry 3 disabled. 1'b1: CAM entry 3 enabled.
	2]	CAM2EN	CAM entry 2 is enabled 1'b0: CAM entry 2 disabled. 1'b1: CAM entry 2 enabled.
Contraction of the second seco	[1]	CAM1EN	CAM entry 1 is enabled 1'b0: CAM entry 1 disabled. 1'b1: CAM entry 1 enabled.
	[0]	CAM0EN	CAM entry 0 is enabled 1'b0: CAM entry 0 disabled. 1'b1: CAM entry 0 enabled.

### CAM Entry Registers (CAMxx)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALU
CAM0M	0xFFF0_3008	R/W	CAM0 Most Significant Word Register	0x0000_0000
CAM0L	0xFFF0_300C	R/W	CAM0 Least Significant Word Register	0x0000_0000
CAM1M	0xFFF0_3010	R/W	CAM1 Most Significant Word Register	0x0000_0000
CAM1L	0xFFF0_3014	R/W	CAM1 Least Significant Word Register	0x0000_0000
CAM2M	0xFFF0_3018	R/W	CAM2 Most Significant Word Register	0x0000_0000
CAM2L	0xFFF0_301C	R/W	CAM2 Least Significant Word Register	0x0000_0000
CAM3M	0xFFF0_3020	R/W	CAM3 Most Significant Word Register	0x0000_0000
CAM3L	0xFFF0_3024	R/W	CAM3 Least Significant Word Register	0x0000_0000
CAM4M	0xFFF0_3028	R/W	CAM4 Most Significant Word Register	0x0000_0000
CAM4L	0xFFF0_302C	R/W	CAM4 Least Significant Word Register	0x0000_0000
CAM5M	0xFFF0_3030	R/W	CAM5 Most Significant Word Register	0x0000_0000
CAM5L	0xFFF0_3034	R/W	CAM5 Least Significant Word Register	0x0000_0000
CAM6M	0xFFF0_3038	R/W	CAM6 Most Significant Word Register	0x0000_0000
CAM6L	0xFFF0_303C	R/W	CAM6 Least Significant Word Register	0x0000_0000
CAM7M	0xFFF0_3040	R/W	CAM7 Most Significant Word Register	0x0000_000
CAM7L	0xFFF0_3044	R/W	CAM7 Least Significant Word Register	0x0000_0000
CAM8M	0xFFF0_3048	R/W	CAM8 Most Significant Word Register	0x0000_000
CAM8L	0xFFF0_304C	R/W	CAM8 Least Significant Word Register	0x0000_000
CAM9M	0xFFF0_3050	R/W	CAM9 Most Significant Word Register	0x0000_000
CAM9L	0xFFF0_3054	R/W	CAM9 Least Significant Word Register	0x0000_000
CAM10M	0xFFF0_3058	R/W	CAM10 Most Significant Word Register	0x0000_000
CAM10L	0xFFF0_305C	R/W	CAM10 Least Significant Word Register	0x0000_000
CAM11M	0xFFF0_3060	R/W	CAM11 Most Significant Word Register	0x0000_000
CAM11L	0xFFF0_3064	R/W	CAM11 Least Significant Word Register	0x0000_000
CAM12M	0xFFF0_3068	R/W	CAM12 Most Significant Word Register	0x0000_000
CAM12L	0xFFF0_306C	R/W	CAM12 Least Significant Word Register	0x0000_000
CAM13M	0xFFF0_3070	R/W	CAM13 Most Significant Word Register	0x0000_000
CAM13L	0xFFF0_3074	R/W	CAM13 Least Significant Word Register	0x0000_000
CAM14M	0xFFF0_3078	R/W	CAM14 Most Significant Word Register	0x0000_0000
CAM14L	0xFFF0_307C	R/W	CAM14 Least Significant Word Register	0x0000_000
CAM15M	0xFFF0_3080	R/W	CAM15 Most Significant Word Register	0x0000_000
CAM15L	0xFFF0_3084	R/W	CAM15 Least Significant Word Register	0x0000_000

#### CAMxM

31	30	29	28	27	26	25	24			
MAC Address Byte 5 (MSB)										
23	22	21	20	19	18	17	16			
			MAC Add	ress Byte 4	2					
15	14	13	12	11	10	9	8			
			MAC Add	ress Byte 3	S	TA				
7	6	5	4	3	2	1	0			
			MAC Add	ress Byte 2		N N	h			

BITS	DESCRIPTIONS						
[31:0]	САМхМ	The CAMxM(CAMx Most Significant Word) keeps the bit 47~16 of MAC address. The x can be the 0~14. The register pair {CAMxM, CAMxL} represents a CAM entry and can keep a MAC address. For example, if the MAC address 00-50-BA-33-BA-44 is kept in CAM entry 1, the register CAM1M is 32'h0050_BA33 and CAM1L is 32'hBA44_0000.					

#### CAMxL

·										
31	30	29	28	27	26	25	24			
MAC Address Byte 1										
23	22	21	20	19	18	17	16			
			MAC Addres	s Byte 0 (LS	SB)	2.0				
15	14	13	12	11	10	9	8			
			Res	erved	S	Ta				
7	6	5	4	3	2	1	0			
			Res	erved	<u></u>	N V	26			
P							1 hours			

BITS		DESCRIPTIONS						
[31:16]	CAMxL	The <b>CAMxL(CAMx Least Significant Word)</b> keeps the bit 15~0 of MAC address. The x can be the 0~14. The register pair {CAMxM, CAMxL} represents a CAM entry and can keep a MAC address. For example, if the MAC address 00-50-BA-33-BA-44 is kept in CAM entry 1, the register CAM1M is 32'h0050_BA33 and CAM1L is 32'hBA44_0000.						
[15:0]	Reserved	-						

### CAM15M

25 24	26	27	28	29	30	31
		ype (MSB)	Length/T			
17 16	18	19	20	21	22	23
		h/Type	Lengt			5
9 8	10	11	12	13	14	15
		de (MSB)	OP-Co			No.
1 0	2	3	4	5	6	7
		Code	OP-			

BITS	DESCRIPTIONS						
[31:0]	Length/Type	Length/Type Field of PAUSE Control Frame In the PAUSE control frame, a length/type field is defined and will be 16'h8808.					
[15:0]	OP-Code	OP Code Field of PAUSE Control Frame In the PAUSE control frame, an op code field is defined and will be 16'h0001.					

CAM15L

							600		
31	30	29	28	27	26	25	24		
Operand (MSB)									
23	22	21	20	19	18	17	16		
	Operand								
15	14	13	12	11	10	9	8		
			Res	erved					
7	6	5	4	3	2	1	0		
Reserved									

BITS		DESCRIPTIONS
[31:16]	Operand	Pause Parameter, In the PAUSE control frame, an operand field is defined and controls how much time the destination Ethernet MAC Controller is paused. The unit of the operand is the slot time, the 512 bits time.
[15:0]		Reserved
and a		
		Publication Release Date: November 23, 2013 - 114 - Revision A3

- 114 -

### Transmit Descriptor Link List Start Address Register (TXDLSA)

The Tx descriptor defined in EMC is a link-list data structure. The TXDLSA keeps the starting address of this link-list. In other words, the TXDLSA keeps the starting address of the 1<sup>st</sup> Tx descriptor. S/W must configure TXDLSA before enable bit TXON of MCMDR register.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
TXDLSA	0xFFF0_3088	R/W	Transmit Descriptor Link List Start Address Register	0xFFFF_FFFC

						10 m 1 m 1				
31	30	29	28	27	26	25	24			
TXDLSA										
23	22	21	20	19	18	17	16			
			TXI	DLSA			20.0			
15	14	13	12	11	10	9	8			
			TXI	DLSA			NY.			
7	6	5	4	3	2	1	0			
TXDLSA										

BITS		DESCRIPTIONS				
[31:0]	TXDLSA	The <b>TXDLSA(Transmit Descriptor Link-List Start Address)</b> keeps the start address of transmit descriptor link-list. If the S/W enables the bit TXON of MCMDR register, the content of TXDLSA will be loaded into the current transmit descriptor start address register (CTXDSA). The TXDLSA doesn't be updated by EMC. During the operation, EMC will ignore the bits [1:0] of TXDLSA. This means that each Tx descriptor always must locate at word boundary memory address.				

#### Receive Descriptor Link List Start Address Register (RXDLSA)

The Rx descriptor defined in EMC is a link-list data structure. The RXDLSA keeps the starting address of this link-list. In other words, the RXDLSA keeps the starting address of the 1<sup>st</sup> Rx descriptor. S/W must configure RXDLSA before enable bit RXON of MCMDR register.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
RXDLSA	0xFFF0_308C	R/W	Receive Descriptor Link List Start Address Register	0xFFFF_FFFC

- 115 -

31	30	29	28	27	26	25	24		
RXDLSA									
23	22	21	20	19	18	17	16		
			RXD	LSA	× Xi				
15	14	13	12	11	10	9	8		
			RXD	LSA	Top.	28			
7	6	5	4	3	2	1	0		
RXDLSA									

BITS		DESCRIPTIONS			
[31:0]	RXDLSA	The <b>RXDLSA(Receive Descriptor Link-List Start Address)</b> keeps the start address of receive descriptor link-list. If the S/W enables the bit RXON of MCMDR register, the content of RXDLSA will be loaded into the current receive descriptor start address register (CRXDSA). The RXDLSA doesn't be updated by EMC. During the operation, EMC will ignore the bits [1:0] of RXDLSA. This means that each Rx descriptor always must locate at word boundary memory address.			

#### MAC Command Register (MCMDR)

The MCMDR provides the control information for EMC. Some command settings affect both frame transmission and reception, such as bit FDUP, the full/half duplex mode selection, or bit OPMOD, the 100/10M bps mode selection. Some command settings control frame transmission and reception separately, likes bit TXON and RXON.

ET VALI	RES	R/W DESCRIPTION			SS R/	ADDR	REGISTER
0000_0000	0x0	C Command Register		MAC Co	3090 R/	0xFFF0	MCMDR
24	25	26	27	28	29	30	31
SWI				Reserved			NY.
16	17	18	19	20	21	22	23
SDPZ	EnSQE	FDUP	EnMDC	OPMOD	LBK	ed	Reserve
8	9	10	11	12	13	14	15
TXON	NDEF			Reserved			51
0	1	2	3	4	5	6	7
RXO	ALP	ARP	ACP	AEP	SPCRC	ed	Reserv

BITS		DESCRIPTIONS
[31:25]	Reserved	- DTA
[24]	SWR	The <b>SWR (Software Reset)</b> implements a reset function to make the EMC return default state. The SWR is a self-clear bit. This means after the software reset finished, the SWR will be cleared automatically. Enable SWR can also reset all control and status registers, except for OPMOD bit of MCMDR register. The EMC re-initial is needed after the software reset completed.
		1'b0: Software reset completed. 1'b1: Enable software reset.
[23:22]	Reserved	
[21]	LBK	The LBK (Internal Loop Back Select) enables the EMC operating on internal loop-back mode. If the LBK is enabled, the packet transmitted out will be loop-backed to Rx. If the EMC is operating on internal loop-back mode, it also means the EMC is operating on full-duplex mode and the value of FDUP of MCMDR register is ignored. Beside, the LBK doesn't be affected by SWR bit.
		1'b0: The EMC operates in normal mode.
		1'b1: The EMC operates in internal loop-back mode.
[20]	OPMOD	The <b>Operation Mode Select</b> defines the EMC is operating on 10M or 100M bps mode. The OPMOD doesn't be affected by SWR bit.
[20]	OPINIOD	1'b0: The EMC operates on 10Mbps mode. 1'b1: The EMC operates on 100Mbps mode.
[19]	EnMDC	The <b>Enable MDC Clock Generation</b> controls the MDC clock generation for MII Management Interface. If the EnMDC is set to 1, the MDC clock generation is enabled. Otherwise, the MDC clock generation is disabled. Consequently, if S/W wants to access the registers of external PHY through MII Management Interface, the EnMDC must be set to high. 1'b0: Disable MDC clock generation. 1'b1: Enable MDC clock generation.
[18]	FDUP	<ul> <li>The Full Duplex Mode Select controls that EMC is operating on full or half duplex mode.</li> <li>1'b0: The EMC operates on half duplex mode.</li> <li>1'b1: The EMC operates on full duplex mode.</li> </ul>

Continued.

Continued.						
BITS		DESCRIPTIONS				
[17]	EnSQE	The <b>Enable SQE Checking</b> controls the enable of SQE checking. The SQE checking is only available while EMC is operating on 10M bps and half duplex mode. In other words, the EnSQE cannot affect EMC operation, if the EMC is operating on 100M bps or full duplex mode. 1'b0: Disable SQE checking while EMC is operating on 10Mbps and				
		half duplex mode. 1'b1: Enable SQE checking while EMC is operating on 10Mbps and half duplex mode.				
		The <b>Send PAUSE Frame</b> controls the PAUSE control frame transmission.				
	[16] SDPZ	If S/W wants to send a PAUSE control frame out, the CAM entry 13, 14 and 15 must be configured first and the corresponding CAM enable bit of CAMEN register also must be set. Then, set SDPZ to 1 enables the PAUSE control frame transmission.				
[16]		The SDPZ is a self-clear bit. This means after the PAUSE control frame transmission has completed, the SDPZ will be cleared automatically.				
		It is recommended that only enables SPDZ while EMC is operating on full duplex mode.				
		1'b0: The PAUSE control frame transmission has completed.				
		1'b1: Enable EMC to transmit a PAUSE control frame out.				
[15:10]	Reserved	-				
[9]	NDEF	The <b>No Defer</b> controls the enable of deferral exceed counter. If NDEF is set to high, the deferral exceed counter is disabled. The NDEF is only useful while EMC is operating on half duplex mode.				
		1'b0: The deferral exceed counter is enabled.				
Ser an		1'b1: The deferral exceed counter is disabled.				

- 118 -

The second states

Continued.

BITS		DESCRIPTIONS
		The Frame Transmission ON controls the normal packet transmission of EMC. If the TXON is set to high, the EMC starts the packet transmission process, including the Tx descriptor fetching, packet transmission and Tx descriptor modification.
[8]	TXON	It is must to finish EMC initial sequence before enable TXON Otherwise, the EMC operation is undefined.
[0]	TXON	If the TXON is disabled during EMC is transmitting a packet out, th EMC stops the packet transmission process after the current packet transmission finished.
		1'b0: The EMC stops packet transmission process.
		1'b1: The EMC starts packet transmission process.
[7:6]	Reserved	
		The Strip CRC Checksum controls if the length of incoming packet calculated with 4 bytes CRC checksum. If the SPCRC is set to high, bytes CRC checksum is excluded from length calculation of incomir packet.
[5]	SPCRC	1'b0: The 4 bytes CRC checksum is included in packet leng calculation.
		1'b1: The 4 bytes CRC checksum is excluded in packet leng calculation.
[4]	AEP	The Accept CRC Error Packet controls the EMC accepts or drops the CRC error packet. If the AEP is set to high, the incoming packet with CRC error will be received by EMC as a good packet.
[.]		1'b0: The CRC error packet will be dropped by EMC.
		1'b1: The CRC error packet will be accepted by EMC.
		The Accept Control Packet controls the control frame reception. If the ACP is set to high, the EMC will accept the control frame. Otherwise the control frame will be dropped.
[3]	ACP	It is recommended that S/W only enable AEP while EMC is operatir on full duplex mode.
Va. C	2	1'b0: The control frame will be dropped by EMC.
S		1'b1: The control frame will be accepted by EMC.

Continued.

[2]       ARP       The Accept Runt Packet controls the runt packet, which length is than 64 bytes, reception. If the ARP is set to high, the EMC will a the runt packet.         [2]       ARP       Otherwise, the runt packet will be dropped.         1'b0: The runt packet will be dropped by EMC.       1'b1: The runt packet will be accepted by EMC.         1'b1: The runt packet will be accepted by EMC.       The Accept Long Packet controls the long packet, which plength is greater than 1518 bytes, reception. If the ALP is set to the EMC will accept the long packet.	
length is greater than 1518 bytes, reception. If the ALP is set to	
[1] ALP Otherwise, the long packet will be dropped. 1'b0: The long packet will be dropped by EMC. 1'b1: The long packet will be accepted by EMC.	
[0]RXONThe Frame Reception ON controls the normal packet recept EMC. If the RXON is set to high, the EMC starts the packet rec process, including the Rx descriptor fetching, packet reception a descriptor modification.[0]RXONIt is must to finish EMC initial sequence before enable F Otherwise, the EMC operation is undefined.[0]It is must to finish EMC initial sequence before enable F Otherwise, the EMC operation is undefined.If the RXON is disabled during EMC is receiving an incoming p the EMC stops the packet reception process after the current p 	eptior nd Rx XON acket

#### **MII Management Data Register (MIID)**

The EMC provides MII management function to access the control and status registers of the external PHY. The MIID register is used to store the data that will be written into the registers of external PHY for write command or the data that is read from the registers of external PHY for read command.

REGISTER	र	ADDRE	ESS	R/W		DESCRIPTION			RESET VALUE
MIID		0xFFF0_3094 R/W		MII Mar	MII Management Data Register		121	0x0000_0000	
							200	10	0
31		30	29	)	28	27	26	25	24
Reserved									
23		22	21		20	19	18	17	16
Reserved									
15		14	13	;	12	11	10	9	8
					MIII	Data			Q.S.
7		6	5		4	3	2	1	0
	MIIData								

	BITS		DESCRIPTIONS
	[31:16]	Reserved	-
da	[15:0]	MIIData	The MII Management Data is the 16 bits data that will be written into the registers of external PHY for MII Management write command or the data from the registers of external PHY for MII Management read command.
			Publication Release Date: November 23, 2013 - 121 - Revision A3

#### **MII Management Control and Address Register (MIIDA)**

The EMC provides MII management function to access the control and status registers of the external PHY. The MIIDA register is used to keep the MII management command information, like the register address, external PHY address, MDC clocking rate, read/write etc.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
MIIDA	0xFFF0_3098	R/W	MII Management Control and Address Register	0x0090_0000

						LA UN	
31	30	29	28	27	26	25	24
			R	eserved		No.	15
23	22	21	20	19	18	17	16
MDCCR				MDCON	PreSP	BUSY	Write
15	14	13	12	11	10	9	8
	Reserved				PHYAD		NY.
7	6	5	4	3	2	1	0
	Reserved				PHYRAD		

	BITS	DESCRIPTIONS				
	[31:24]	Reserved	-			
			The MDC Clock Rating controls the MDC clock rating for MII Management I/F.			
AN AN	[23:20]	MDCCR	Depend on the IEEE Std. 802.3 clause 22.2.2.11, the minimum period for MDC shall be 400ns. In other words, the maximum frequency for MDC is 2.5MHz. The MDC is divided from the AHB bus clock, the HCLK. Consequently, for different HCLKs the different ratios are required to generate appropriate MDC clock.			
Ľ	N. A.		The following table shows relationship between HCLK and MDC clock in different MDCCR configurations. The $T_{HCLK}$ indicates the period of HCLK.			
	[19]	MDC	The MDC Clock ON Always controls the MDC clock generation. If the MDCON is set to high, the MDC clock actives always. Otherwise, the MDC will only active while S/W issues a MII management command. 1'b0: The MDC clock will only active while S/W issues a MII			
			<ul><li>a management command.</li><li>1'b1: The MDC clock actives always.</li></ul>			

- 122 -

Continued.

Continued.		
BITS		DESCRIPTIONS
[18]	PreSP	<ul> <li>The Preamble Suppress controls the preamble field generation of MII management frame. If the PreSP is set to high, the preamble field generation of MII management frame is skipped.</li> <li>1'b0: Preamble field generation of MII management frame is not skipped.</li> <li>1'b1: Preamble field generation of MII management frame is skipped.</li> </ul>
		The Busy Bit controls the enable of the MII management frame generation. If S/W wants to access registers of external PHY, it set BUSY to high and EMC generates the MII management frame to external PHY through MII Management I/F.
[17]	[17] BUSY	The BUSY is a self-clear bit. This means the BUSY will be cleared automatically after the MII management command finished.
		1'b0: The MII management has finished.
		1'b1: Enable EMC to generate a MII management command to external PHY.
[16]	Write	The Write Command defines the MII management command is a read or write. 1'b0: The MII management command is a read command. 1'b1: The MII management command is a write command.
[15:13]		Reserved
[12:8]	PHYAD	The PHY Address keeps the address to differentiate which external PHY is the target of the MII management command.
[7:5]	Reserved	-
[4:0]	PHYRAD	The PHY Register Address keeps the address to indicate which register of external PHY is the target of the MII management command.

- 123 -

MDCCR [23:20]	MDC CLOCK PERIOD	MDC CLOCK FREQUENCY
4'b0000	4 x T <sub>HCLK</sub>	HCLK/4
4'b0001	6 x T <sub>HCLK</sub>	HCLK/6
4'b0010	8 x T <sub>HCLK</sub>	HCLK/8
4'b0011	12 х Т <sub>НСLК</sub>	HCLK/12
4'b0100	16 х Т <sub>НСLК</sub>	HCLK/16
4'b0101	20 x T <sub>HCLK</sub>	HCLK/20
4'b0110	24 x T <sub>HCLK</sub>	HCLK/24
4'b0111	28 x T <sub>HCLK</sub>	HCLK/28
4'b1000	30 x T <sub>HCLK</sub>	HCLK/30
4'b1001	32 x T <sub>HCLK</sub>	HCLK/32
4'b1010	36 x T <sub>HCLK</sub>	HCLK/36
4'b1011	40 x T <sub>HCLK</sub>	HCLK/40
4'b1100	44 х Т <sub>НСLК</sub>	HCLK/44
4'b1101	48 x T <sub>HCLK</sub>	HCLK/48
4'b1110	54 x T <sub>HCLK</sub>	HCLK/54
4'b1111	60 x T <sub>HCLK</sub>	HCLK/60

- 124 -

#### **MII Management Function Frame Format**

In IEEE Std. 802.3 clause 22.2.4, the MII management function is defined. The MII management function is used for the purpose of controlling the PHY and gathering status from the PHY. The MII management frame format is shown as follow.

	MANAGEMENT FRAME FIELDS							
	PRE	ST	OP	PHYAD	REGAD	ТА	DATA	IDLE
READ	11	01	10	AAAAA	RRRRR	<b>Z</b> 0	DDDDDDDDDDDDDDD	Z
WRITE	11	01	01	AAAAA	RRRRR	10	DDDDDDDDDDDDDDD	Z

#### **MII Management Function Configure Sequence**

	READ	WRITE		
1.	Set appropriate MDCCR.	1.	Write data to MIID register	
2.	Set PHYAD and PHYRAD.	2.	Set appropriate MDCCR.	
3.	Set Write to 1'b0	3.	Set PHYAD and PHYRAD.	
4.	Set bit BUSY to 1'b1 to send a MII	4.	Set Write to 1'b1	
	management frame out.	5.	Set bit BUSY to 1'b1 to send a MII	
5.	Wait BUSY to become 1'b0.		management frame out.	
6.	Read data from MIID register.	6.	Wait BUSY to become 1'b0.	
7.	Finish the read command.	7.	Finish the write command.	

- 125 -



### FIFO Threshold Control Register (FFTCR)

The FFTCR defines the high and low threshold of internal FIFOs, including TxFIFO and RxFIFO. The threshold of internal FIFOs is related to EMC request generation and when the frame transmission starts. The FFTCR also defines the burst length of AHB bus cycle for system memory access.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
FFTCR	0xFFF0_309C	R/W	FIFO Threshold Control Register	0x0000_0101

					0	2. (1)		
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
Reser	ved	BLe	ngth		Re	eserved	served	
15	14	13	12	11	10	9	8	
		Reserv	ved			Тх	THD	
7	6	5	4	3	2	1	0	
	Reserved					Rx	THD	

	BITS		DESCRIPTIONS
	[31:22]	Reserved	-
教	[21:20]	Blength	The <b>DMA Burst Length</b> defines the burst length of AHB bus cycle while EMC accesses system memory. 2'b00: 4 words 2'b01: 8 words 2'b10: 16 words 2'b11: 16 words
VA	[19:10]	Reserved	-
- Q	A AN	4	

- 126 -

Continued.

BITS		DESCRIPTIONS
[9:8]	TxTHD	The <b>TxFIFO Low Threshold</b> controls when TxDMA requests internal arbiter for data transfer between system memory and TxFIFO. The TxTHD defines not only the low threshold of TxFIFO, but also the high threshold. The high threshold is the twice of low threshold always. During the packet transmission, if the TxFIFO reaches the high threshold, the TxDMA stops generate request to transfer frame data from system memory to TxFIFO. If the frame data in TxFIFO is less than low threshold, TxDMA starts to transfer frame data from system memory to TxFIFO. The TxTHD also defines when the TxMAC starts to transmit frame out to network. The TxMAC starts to transmit the frame out while the TxFIFO first time reaches the high threshold during the transmission of the frame. If the frame data length is less than TxFIFO high threshold, the TxFIFO. 2'b00: Undefined. 2'b01: TxFIFO low threshold is 64B and high threshold is 128B. 2'b10: TxFIFO low threshold is 96B and high threshold is 192B.
[7:2]		Reserved
[1:0]	RxTHD	The <b>RxFIFO High Threshold</b> controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half of high threshold always. During the packet reception, if the RxFIFO reaches the high threshold, the RxDMA starts to transfer frame data from RxFIFO to system memory. If the frame data in RxFIFO is less than low threshold, RxDMA stops to transfer the frame data to system memory. 2'b00: Depend on the burst length setting. If the burst length is 8 words, high threshold is 8 words, too. 2'b11: RxFIFO high threshold is 128B and low threshold is 32B. 2'b11: RxFIFO high threshold is 192B and low threshold is 96B.
	[7:2]	[7:2]

#### Transmit Start Demand Register (TSDR)

If the Tx descriptor is not available for use of TxDMA after the TXON of MCMDR register is enabled, the FSM (Finite State Machine) of TxDMA enters the Halt state and the frame transmission is halted. After the S/W has prepared the new Tx descriptor for frame transmission, it must issue a write command to TSDR register to make TxDMA leave Halt state and contiguous frame transmission. The TSDR is a write only register and read from this register is undefined. The write to TSDR register has took effect only while TxDMA stayed at Halt state.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
TSDR	0xFFF0_30A0	W	Transmit Start Demand Register	Undefined

BITS		DESCRIPTIONS	
[31:0]	Reserved	-	0

#### **Receive Start Demand Register (RSDR)**

If the Rx descriptor is not available for use of RxDMA after the RXON of MCMDR register is enabled, the FSM (Finite State Machine) of RxDMA enters the Halt state and the frame reception is halted. After the S/W has prepared the new Rx descriptor for frame reception, it must issue a write command to RSDR register to make RxDMA leave Halt state and contiguous frame reception. The RSDR is a write only register and read from this register is undefined. The write to RSDR register has took effect only while RxDMA stayed at Halt state.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
RSDR	0xFFF0_30A4	W	Receive Start Demand Register	Undefined

BITS	DESCRIPTIONS				
[31:0]	Reserved				

#### Maximum Receive Frame Control Register (DMARFC)

The DMARFC defines the maximum frame length for a received frame that can be stored in the system memory. It is recommend that only use this register while S/W wants to receive a frame which length is greater than 1518 bytes.

REGISTER	ADDRESS	R/W	DESCRIPTION				RESET VALUE
DMARFC	0xFFF0_30A8	R/W	Maximum Register	Receive	Frame	Control	0x0000_0800

31	30	29	28	27	26	25	24
			Rese	erved		~	5
23	22	21	20	19	18	17	16
			Rese	erved		C	3
15	14	13	12	11	10	9	8
			RX	MS			V
7	6	5	4	3	2	1	0
			RX	MS			

BITS		DESCRIPTIONS
[31:16]	Reserved	-
[15:0]	RXMS	The <b>Maximum Receive Frame Length</b> defines the maximum frame length for received frame. If the frame length of received frame is greater than RXMS, and bit EnDFO of MIEN register is also enabled, the bit DFOI of MISTA register is set and the Rx interrupt is triggered. It is recommended that only use RXMS to qualify the length of received frame while S/W wants to receive a frame which length is greater than 1518 bytes.
	20L	
		Publication Release Date: November 23, 2013 - 129 - Revision A3

#### **MAC Interrupt Enable Register (MIEN)**

The MIEN controls the enable of EMC interrupt status to generate interrupt. Two interrupts, RXINTR for frame reception and TXINTR for frame transmission, are generated from EMC to CPU.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
MIEN	0xFFF0_30AC	R/W	MAC Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24
			Reserved		1	12 Da	EnTxBErr
23	22	21 20		19	18	17	16
EnTDU	EnLC	EnTXABT	EnNCS	EnEXDEF	EnTXCP	EnTXEMP	EnTXINTR
15	14	13	12	11	10	9	8
Reserved	EnCFR	Rese	Reserved		EnRDU	EnDEN	EnDFO
7	6	5	4	3	2	1	0
EnMMP	EnRP	EnALIE	EnRXGD	EnPTLE	EnRXOV	EnCRCE	EnRXINTR

	BITS		DESCRIPTIONS
	[31:25]	Reserved	-
AL COLOR	[24]	EnTxBErr	The <b>Enable Transmit Bus Error Interrupt</b> controls the TxBErr interrupt generation. If TxBErr of MISTA register is set, and both EnTxBErr and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTxBErr or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TxBErr of MISTA register is set. 1'b0: TxBErr of MISTA register is masked from Tx interrupt generation.
			1'b1: TxBErr of MISTA register can participate in Tx interrupt generation.
	[23]	EnTDU	The <b>Enable Transmit Descriptor Unavailable</b> Interrupt controls the TDU interrupt generation. If TDU of MISTA register is set, and both EnTDU and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTDU or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TDU of MISTA register is set. 1'b0: TDU of MISTA register is masked from Tx interrupt generation.
	Ű.	Do.	1'b1: TDU of MISTA register can participate in Tx interrupt generation.
			Publication Release Date: November 23, 2013 - 130 - Revision A3

Continued

	BITS		DESCRIPTIONS
	[22]	EnLC	The <b>Enable Late Collision Interrupt</b> controls the LC interrupt generation. If LC of MISTA register is set, and both EnLC and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnLC or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the LC of MISTA register is set. 1'b0: LC of MISTA register is masked from Tx interrupt generation.
			1'b1: LC of MISTA register can participate in Tx interrupt generation.
	[21]	EnTXABT	The <b>Enable Transmit Abort Interrupt</b> controls the TXABT interrupt generation. If TXABT of MISTA register is set, and both EnTXABT and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXABT or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXABT of MISTA register is set.
			1'b0: TXABT of MISTA register is masked from Tx interrupt generation. 1'b1: TXABT of MISTA register can participate in Tx interrupt generation.
	[20]	EnNCS	The <b>Enable No Carrier Sense Interrupt</b> controls the NCS interrupt generation. If NCS of MISTA register is set, and both EnNCS and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnNCS or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the NCS of MISTA register is set.
			1'b0: NCS of MISTA register is masked from Tx interrupt generation. 1'b1: NCS of MISTA register can participate in Tx interrupt generation.
教	[19]	EnEXDEF	The <b>Enable Defer Exceed Interrupt</b> controls the EXDEF interrupt generation. If EXDEF of MISTA register is set, and both EnEXDEF and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnEXDEF or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the EXDEF of MISTA register is set. 1'b0: EXDEF of MISTA register is masked from Tx interrupt generation.
	A.		1'b1: EXDEF of MISTA register can participate in Tx interrupt generation.
×4	[18]	EnTXCP	The <b>Enable Transmit Completion Interrupt</b> controls the TXCP interrupt generation. If TXCP of MISTA register is set, and both EnTXCP and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXCP or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXCP of MISTA register is set.
		300	1'b0: TXCP of MISTA register is masked from Tx interrupt generation. 1'b1: TXCP of MISTA register can participate in Tx interrupt generation.

Continued.

	BITS		DESCRIPTIONS
	2.1.0		
	[17]	EnTXEMP	The <b>Enable Transmit FIFO Underflow Interrupt</b> controls the TXEMP interrupt generation. If TXEMP of MISTA register is set, and both EnTXEMP and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXEMP or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXEMP of MISTA register is set. 1'b0: TXEMP of MISTA register is masked from Tx interrupt generation. 1'b1: TXEMP of MISTA register can participate in Tx interrupt generation.
			The EnTXINTR controls the Tx interrupt generation.
	[16]	EnTXINTR	If <b>Enable Transmit Interrupt</b> is enabled and TXINTR of MISTA register is high, EMC generates the Tx interrupt to CPU. If EnTXINTR is disabled, no Tx interrupt is generated to CPU even the status bits 17~24 of MISTA are set and the corresponding bits of MIEN are enabled. In other words, if S/W wants to receive Tx interrupt from EMC, this bit must be enabled. And, if S/W doesn't want to receive any Tx interrupt from EMC, disables this bit.
			1'b0: TXINTR of MISTA register is masked and Tx interrupt generation is disabled.
			1'b1: TXINTR of MISTA register is unmasked and Tx interrupt generation is enabled.
	[15]	Reserved	
参	[14]	EnCFR	The <b>Enable Control Frame Receive Interrupt</b> controls the CFR interrupt generation. If CFR of MISTA register is set, and both EnCFR and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnCFR or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the CFR of MISTA register is set. 1'b0: CFR of MISTA register is masked from Rx interrupt generation.
april 1			1'b1: CFR of MISTA register can participate in Rx interrupt generation.
	[13:12]	Reserved	
X	[11]	EnRxBErr	The <b>Enable Receive Bus Error Interrupt</b> controls the RxBerr interrupt generation. If RxBErr of MISTA register is set, and both EnRxBErr and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRxBErr or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RxBErr of MISTA register is set. 1'b0: RxBErr of MISTA register is masked from Rx interrupt generation.
		3 And	1'b1: RxBErr of MISTA register can participate in Rx interrupt generation.

- 132 -

Continued.

	Continued.		
	BITS		DESCRIPTIONS
	[10]	EnRDU	The <b>Enable Receive Descriptor Unavailable Interrupt</b> controls the RDU interrupt generation. If RDU of MISTA register is set, and both EnRDU and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRDU or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RDU of MISTA register is set.
			1'b0: RDU of MISTA register is masked from Rx interrupt generation.
			1'b1: RDU of MISTA register can participate in Rx interrupt generation.
	[9]	EnDEN	The <b>Enable DMA Early Notification Interrupt</b> controls the DENI interrupt generation. If DENI of MISTA register is set, and both EnDEN and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnDEN or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the DENI of MISTA register is set.
			1'b0: DENI of MISTA register is masked from Rx interrupt generation.
			1'b1: DENI of MISTA register can participate in Rx interrupt generation.
	[8]	EnDFO	The <b>Enable Maximum Frame Length Interrupt</b> controls the DFOI interrupt generation. If DFOI of MISTA register is set, and both EnDFO and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnDFO or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the DFOI of MISTA register is set.
			1'b0: DFOI of MISTA register is masked from Rx interrupt generation.
			1'b1: DFOI of MISTA register can participate in Rx interrupt generation.
北。	[7]	EnMMP	The <b>Enable More Missed Packet Interrupt</b> controls the MMP interrupt generation. If MMP of MISTA register is set, and both EnMMP and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnMMP or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the MMP of MISTA register is set.
			1'b0: MMP of MISTA register is masked from Rx interrupt generation.
	S		1'b1: MMP of MISTA register can participate in Rx interrupt generation.
Ľ	[6]	EnRP	The <b>Enable Runt Packet Interrupt</b> controls the RP interrupt generation. If RP of MISTA register is set, and both EnRP and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRP or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RP of MISTA register is set.
	Ŭ,	200	1'b0: RP of MISTA register is masked from Rx interrupt generation.
	J.	2 20	1'b1: RP of MISTA register can participate in Rx interrupt generation.
		NO.	Publication Release Date: November 23, 201 - 133 - Revision A

Continued.

BITS		DESCRIPTIONS
[5]	EnALIE	The <b>Enable Alignment Error Interrupt</b> controls the ALIE interrupt generation. If ALIE of MISTA register is set, and both EnALIE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnALIE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the ALIE of MISTA register is set. 1'b0: ALIE of MISTA register is masked from Rx interrupt generation.
		1'b1: ALIE of MISTA register can participate in Rx interrupt generation.
[4]	EnRXGD	The <b>Enable Receive Good Interrupt</b> controls the RXGD interrupt generation. If RXGD of MISTA register is set, and both EnRXGD and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRXGD or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RXGD of MISTA register is set. 1'b0: RXGD of MISTA register is masked from Rx interrupt generation. 1'b1: RXGD of MISTA register can participate in Rx interrupt generation.
[3]	EnPTLE	The <b>Enable Packet Too Long Interrupt</b> controls the PTLE interrupt generation. If PTLE of MISTA register is set, and both EnPTLE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnPTLE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the PTLE of MISTA register is set. 1'b0: PTLE of MISTA register is masked from Rx interrupt generation. 1'b1: PTLE of MISTA register can participate in Rx interrupt generation.
[2]	EnRXOV	The <b>Enable Receive FIFO Overflow Interrupt</b> controls the RXOV interrupt generation. If RXOV of MISTA register is set, and both EnRXOV and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRXOV or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RXOV of MISTA register is set. 1'b0: RXOV of MISTA register is masked from Rx interrupt generation. 1'b1: RXOV of MISTA register can participate in Rx interrupt generation.
	Norder Contraction	Publication Release Date: November 23, 2013 - 134 - Revision A3

Continued.

BITS		DESCRIPTIONS
[1]	EnCRCE	The <b>Enable CRC Error Interrupt</b> controls the CRCE interrupt generation. If CRCE of MISTA register is set, and both EnCRCE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnCRCE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the CRCE of MISTA register is set.
		1'b0: CRCE of MISTA register is masked from Rx interrupt generation.
		1'b1: CRCE of MISTA register can participate in Rx interrupt generation.
		The Enable Receive Interrupt controls the Rx interrupt generation.
[0]	EnRXINTR	If EnRXINTR is enabled and RXINTR of MISTA register is high, EMC generates the Rx interrupt to CPU. If EnRXINTR is disabled, no Rx interrupt is generated to CPU even the status bits 1~14 of MISTA are set and the corresponding bits of MIEN are enabled. In other words, if S/W wants to receive Rx interrupt from EMC, this bit must be enabled. And, if S/W doesn't want to receive any Rx interrupt from EMC, disables this bit.
		1'b0: RXINTR of MISTA register is masked and Rx interrupt generation is disabled.
		1'b1: RXINTR of MISTA register is unmasked and Rx interrupt generation is enabled.

- 135 -

#### **MAC Interrupt Status Register (MISTA)**

The MISTA keeps much EMC statuses, like frame transmission and reception status, internal FIFO status and also NATA processing status. The statuses kept in MISTA will trigger the reception or transmission interrupt. The MISTA is a write clear register and write 1 to corresponding bit clears the status and also clears the interrupt.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
MISTA	0xFFF0_30B0	R/W	MAC Interrupt Status Register	0x0000_0000

					11			
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
TDU	LC	TXABT	NCS	EXDEF	ТХСР	TXEMP	TXINTR	
15	14	13	12	11	10	9	8	
Reserved	CFR	Rese	rved	RxBErr	RDU	DENI	DFOI	
7	6	5	4	3	2	1	0	
MMP	RP	ALIE	RXGD	PTLE	RXOV	CRCE	RXINTR	

	BITS		DESCRIPTIONS
	[31:25]	Reserved	-
参	[24]	TxBErr	The <b>Transmit Bus Error Interrupt</b> high indicates the memory controller replies ERROR response while EMC access system memory through TxDMA during packet transmission process. Reset EMC is recommended while TxBErr status is high.
			If the TxBErr is high and EnTxBErr of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TxBErr status.
			1'b0: No ERROR response is received.
			1'b1: ERROR response is received.
Ľ	[23]	TDU	The <b>Transmit Descriptor Unavailable Interrupt</b> high indicates that there is no available Tx descriptor for packet transmission and TxDMA will stay at Halt state. Once, the TxDMA enters the Halt state, S/W must issues a write command to TSDR register to make TxDMA leave Halt state while new Tx descriptor is available.
			If the TDU is high and EnTDU of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TDU status.
			1'b0: Tx descriptor is available.
		320	1'b1: Tx descriptor is unavailable.
		S.S.	Publication Release Date: November 23, 2013 - 136 - Revision A3

Continued.

	BITS DESCRIPTIONS		
	[22]	LC	The Late Collision Interrupt high indicates the collision occurred in the outside of 64 bytes collision window. This means after the 64 bytes of a frame has transmitted out to the network, the collision still occurred. The late collision check will only be done while EMC is operating on half-duplex mode.
			If the LC is high and EnLC of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the LC status.
			1'b0: No collision occurred in the outside of 64 bytes collision window.
			1'b1: Collision occurred in the outside of 64 bytes collision window.
		TXABT	The <b>Transmit Abort Interrupt</b> high indicates the packet incurred 16 consecutive collisions during transmission, and then the transmission process for this packet is aborted. The transmission abort is only available while EMC is operating on half-duplex mode.
	[21]		If the TXABT is high and EnTXABT of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXABT status.
			1'b0: Packet doesn't incur 16 consecutive collisions during transmission.
			1'b1: Packet incurred 16 consecutive collisions during transmission.
	[20]	NCS	The <b>No Carrier Sense Interrupt</b> high indicates the MII I/F signal CRS doesn't active at the start of or during the packet transmission. The NCS is only available while EMC is operating on half-duplex mode.
			If the NCS is high and EnNCS of MIEN register is enabled, the TxINTF will be high. Write 1 to this bit clears the NCS status.
			1'b0: CRS signal actives correctly.
2			1'b1: CRS signal doesn't active at the start of or during the packet transmission.
Rel ar	[19]	EXDEF	The Defer Exceed Interrupt high indicates the frame waiting fo transmission has deferred over 0.32768ms on 100Mbps mode, o 3.2768ms on 10Mbps mode. The deferral exceed check will only be done while bit NDEF of MCMDR is disabled, and EMC is operating or half-duplex mode.
- 23			If the EXDEF is high and EnEXDEF of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the EXDEF status.
			1'b0: Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).
			1'b1: Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).

Continued.

BITS DESCRIPTIONS		
[18]	ТХСР	The <b>Transmit Completion Interrupt</b> indicates the packet transmission has completed correctly. If the TXCP is high and EnTXCP of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXCP status. 1'b0: The packet transmission doesn't complete. 1'b1: The packet transmission has completed.
[17]	TXEMP	The <b>Transmit FIFO Underflow Interrupt</b> high indicates the TxFIFO underflow occurred during packet transmission. While the TxFIFO underflow occurred, the EMC will retransmit the packet automatically without S/W intervention. If the TxFIFO underflow occurred often, it is recommended that modify TxFIFO threshold control, the TxTHD of FFTCR register, to higher level.
		<ul> <li>If the TXEMP is high and EnTXEMP of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXEMP status.</li> <li>1'b0: No TxFIFO underflow occurred during packet transmission.</li> <li>1'b0: TxFIFO underflow occurred during packet transmission.</li> </ul>
[16]	TXINTR	<ul> <li>The Transmit Interrupt indicates the Tx interrupt status.</li> <li>If TXINTR high and its corresponding enable bit, EnTXINTR of MISTA register, is also high indicates the EMC generates Tx interrupt to CPU. If TXINTR is high but EnTXINTR of MISTA is disabled, no Tx interrupt is generated.</li> <li>The TXINTR is logic OR result of the bits 17~24 in MISTA register do logic AND with the corresponding bits in MIEN register. In other words, if one of the bits 17~24 in MISTA register is high and its corresponding enable bit in MIEN register is also enabled, the TXINTR will be high. Because the TXINTR is a logic OR result, clears bits 17~24 of MISTA register makes TXINTR be cleared, too.</li> <li>1'b0: No status of bits 17~24 in MISTA is set or no enable of bits 17~24 in MIEN is turned on.</li> <li>1'b1: At least one status of bits 17~24 in MISTA is set and its corresponding enable bit is turned on.</li> </ul>
[15]	0	Reserved

Continued.

	BITS		DESCRIPTIONS		
	[14]	CFR	The <b>Control Frame Receive Interrupt</b> high indicates EMC receives a flow control frame. The CFR only available while EMC is operating on full duplex mode. If the CFR is high and EnCFR of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the CFR status. 1'b0: The EMC doesn't receive the flow control frame. 1'b1: The EMC receives a flow control frame.		
	[13:12]		Reserved		
	[11]	RxBErr	The <b>Receive Bus Error Interrupt</b> high indicates the memory controller replies ERROR response while EMC access system memory through RxDMA during packet reception process. Reset EMC is recommended while RxBErr status is high. If the RxBErr is high and EnRxBErr of MIEN register is enabled the RxINTR will be high. Write 1 to this bit clears the RxBErr status. 1'b0: No ERROR response is received.		
			1'b1: ERROR response is received.		
A COL	[10]	RDU	<ul> <li>The Receive Descriptor Unavailable Interrupt high indicates that there is no available Rx descriptor for packet reception and RxDMA will stay at Halt state. Once, the RxDMA enters the Halt state, S/W must issues a write command to RSDR register to make RxDMA leave Halt state while new Rx descriptor is available.</li> <li>If the RDU is high and EnRDU of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RDU status.</li> <li>1'b0: Rx descriptor is available.</li> <li>1'b1: Rx descriptor is unavailable.</li> </ul>		
	[9]	DENI	<ul> <li>The DMA Early Notification Interrupt high indicates the EMC has received the Length/Type field of the incoming packet.</li> <li>If the DENI is high and EnDENI of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the DENI status.</li> <li>1'b0: The Length/Type field of incoming packet has not received yet.</li> <li>1'b1: The Length/Type field of incoming packet has received.</li> </ul>		

Continued.

	Continued.		and the second sec	
	BITS	DESCRIPTIONS		
	[8]	DFOI	The <b>Maximum Frame Length Interrupt</b> high indicates the length of the incoming packet has exceeded the length limitation configured in DMARFC register and the incoming packet is dropped. If the DFOI is high and EnDFO of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the DFOI status. 1'b0: The length of the incoming packet doesn't exceed the length limitation configured in DMARFC.	
			1'b1: The length of the incoming packet has exceeded the length limitation configured in DMARFC.	
	[7]	MMP	The <b>More Missed Packet Interrupt</b> high indicates the MPCNT, Missed Packet Count, has overflow. If the MMP is high and EnMMP of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the MMP status. 1'b0: The MPCNT has not rolled over yet. 1'b1: The MPCNT has rolled over yet.	
			6	
Star Aller	[6]	RP	Runt Packet Interrupt The RP high indicates the length of the incoming packet is less than 64 bytes and the packet is dropped. If the ARP of MCMDR register is set, the short packet is regarded as a good packet and RP will not be set. If the RP is high and EnRP of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RP status. 1'b0: The incoming frame is not a short frame or S/W wants to	
			<ul><li>1'b0. The incoming frame is not a short frame of S/W wants to receive a short frame.</li><li>1'b1: The incoming frame is a short frame and dropped.</li></ul>	
	[5]	ALIE	The Alignment Error Interrupt high indicates the length of the incoming frame is not a multiple of byte. If the ALIE is high and EnALIE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the ALIE status. 1'b0: The frame length is a multiple of byte. 1'b1: The frame length is not a multiple of byte.	
			Publication Release Date: November 23, 201 - 140 - Revision A	

Continued.

	BITS		DESCRIPTIONS
			The <b>Receive Good Interrupt</b> high indicates the frame reception has completed.
	[4]	RXGD	If the RXGD is high and EnRXGD of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RXGD status.
			1'b0: The frame reception has not complete yet.
			1'b1: The frame reception has completed.
			The <b>Packet Too Long Interrupt</b> high indicates the length of the incoming packet is greater than 1518 bytes and the incoming packet is dropped. If the ALP of MCMDR register is set, the long packet will be regarded as a good packet and PTLE will not be set.
	[3]	PTLE	If the PTLE is high and EnPTLE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the PTLE status.
			1'b0: The incoming frame is not a long frame or S/W wants to receive a long frame.
			1'b1: The incoming frame is a long frame and dropped.
	[2]	RXOV	The <b>Receive FIFO Overflow Interrupt</b> high indicates the RxFIFO overflow occurred during packet reception. While the RxFIFO overflow occurred, the EMC drops the current receiving packer. If the RxFIFO overflow occurred often, it is recommended that modify RxFIFO threshold control, the RxTHD of FFTCR register, to higher level.
			If the RXOV is high and EnRXOV of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RXOV status.
1.0277.1			1'b0: No RxFIFO overflow occurred during packet reception.
*Re			1'b0: RxFIFO overflow occurred during packet reception.
N.	×.		The <b>CRC Error Interrupt</b> high indicates the incoming packet incurred the CRC error and the packet is dropped. If the AEP of MCMDR register is set, the CRC error packet will be regarded as a good packet and CRCE will not be set.
K	[1]	CRCE	If the CRCE is high and EnCRCE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the CRCE status.
	~G?~		1'b0: The frame doesn't incur CRC error.
		$\mathcal{O}_{\mathcal{O}}$	1'b1: The frame incurred CRC error.
			Publication Release Date: November 23, 201. - 141 - Revision A.

Continued.

BITS		DESCRIPTIONS
		The <b>Receive Interrupt</b> indicates the Rx interrupt status.
		If RXINTR high and its corresponding enable bit, EnRXINTR of MISTA register, is also high indicates the EMC generates Rx interrupt to CPU. If RXINTR is high but EnRXINTR of MISTA is disabled, no Rx interrupt is generated.
[0]	RXINTR	The RXINTR is logic OR result of the bits 1~14 in MISTA register do logic AND with the corresponding bits in MIEN register. In other words, if one of the bits 1~14 in MISTA register is high and its corresponding enable bit in MIEN register is also enabled, the RXINTR will be high.
		Because the RXINTR is a logic OR result, clears bits 1~14 of MISTA register makes RXINTR be cleared, too.
		1'b0: No status of bits 1~14 in MISTA is set or no enable of bits 1~14 in MIEN is turned on.
		1'b1: At least one status of bits 1~14 in MISTA is set and its corresponding enable bit is turned on.

#### MAC General Status Register (MGSTA)

The MGSTA also keeps the statuses of EMC. But the statuses in the MGSTA will not trigger any interrupt. The MGSTA is a write clear register and write 1 to corresponding bit clears the status.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
MGSTA	0xFFF0_30B4	R/W	MAC General Status Register	0x000_0000

23	22	21	20	19	18	17	
NY.			F	Reserved			
15	14	13	12	11	10	9	
TCS)	Rese	rved		ТХНА	SQE	PAU	
7	6	5	4	3	2	1	
1	CC CC	NT		Reserved	RFFull	RXHA	
CCNT Reserved RFFull RXHA CFF							

BITS		DESCRIPTIONS
[31:12]	Reserved	- Ch
[11]	ТХНА	The Transmission Halted high indicates the next normal packet transmission process will be halted because the bit TXON of MCMDR is disabled be S/W. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be halted.
[10]	SQE	The Signal Quality Error high indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode. The SQE error check will only be done while both bit EnSQE of MCMDR is enabled and EMC is operating of 10Mbps half-duplex mode. 1'b0: No SQE error found at end of packet transmission. 1'b0: SQE error found at end of packet transmission.
[9]	PAU	The Transmission Paused high indicates the next normal packet transmissio process will be paused temporally because EMC received a PAUSE contro frame, or S/W set bit SDPZ of MCMDR and make EMC to transmit a PAUSI control frame out. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be paused.
[8]	DEF	The Deferred Transmission high indicates the packet transmission had deferred once. The DEF is only available while EMC is operating on half duplex mode. 1'b0: Packet transmission doesn't defer. 1'b1: Packet transmission has deferred once.
[7:4]	CCNT	The Collision Count indicates the how many collision occurred consecutivel during a packet transmission. If the packet incurred 16 consecutive collision during transmission, the CCNT will be 4'h0 and bit TXABT will be set to 1.
[3]	Reserved	-
[2]	RFFull	The RxFIFO Full indicates the RxFIFO is full due to four 64-byte packets are kept in RxFIFO and the following incoming packet will be dropped. 1'b0: The RxFIFO is not full. 1'b1: The RxFIFO is full and the following incoming packet will be dropped.
[1]	RXHA	The Receive Halted high indicates the next normal packet reception proces will be halted because the bit RXON of MCMDR is disabled be S/W. 1'b0: Next normal packet reception process will go on. 1'b1: Next normal packet reception process will be halted.
[0]	CFR	The Control Frame Received high indicates EMC receives a flow control frame. The CFR only available while EMC is operating on full duplex mode. 1'b0: The EMC doesn't receive the flow control frame. 1'b1: The EMC receives a flow control frame.

#### Missed Packet Count Register (MPCNT)

The MPCNT keeps the number of packets that were dropped due to various types of receive errors. The MPCNT is a read clear register. In addition, S/W also can write an initial value to MPCNT and the missed packet counter will start counting from that initial value. If the missed packet counter is overflow, the MMP of MISTA will be set.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
MPCNT	0xFFF0_30B8	R/W	Missed Packet Count Register	0x0000_7FFF

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			M	PC			NY N		
7	6	5	4	3	2	1	0		
			M	PC					

BITS		DESCRIPTIONS					
[31:16]	Reserved	-					
[15:0]	MPC	The <b>Miss Packet Count</b> indicates the number of packets that were dropped due to various types of receive errors. The following type of receiving error makes missed packet counter increase: <ul> <li>Incoming packet is incurred RxFIFO overflow.</li> </ul>					
		<ul> <li>Incoming packet is dropped due to RXON is disabled.</li> <li>Incoming packet is incurred CRC error.</li> </ul>					

- 144 -

#### MAC Receive Pause Count Register (MRPC)

The EMC of NUC745 supports the PAUSE control frame reception and recognition. If EMC received a PAUSE control frame, the operand field of the PAUSE control frame will be extracted and stored in the MRPC register. The MRPC register will keep the same while Tx of EMC is pausing due to the PAUSE control frame is received. The MRPC is read only and write to this register has no effect.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
MRPC	0xFFF0_30BC	R	MAC Receive Pause Count Register	0x0000_0000

							£			
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			MI	RPC			VS			
7	6	5	4	3	2	1	0			
			M	RPC						

BITS		DESCRIPTIONS					
[31:16]	Reserved	-					
[15:0]	MRPC	The MAC Receive Pause Count keeps the operand field of the PAUSE control frame. It indicates how many slot time (512 bit time) the Tx of EMC will be paused.					

#### MAC Receive Pause Current Count Register (MRPCC)

The EMC of NUC745 supports the PAUSE control frame reception and recognition. If EMC received a PAUSE control frame, the operand field of the PAUSE control frame will be extracted and stored into a down count timer. The MRPCC shows the current value of that down count timer for S/W to know how long the Tx of EMC will be paused. The MRPCC is read only and write to this register has no effect.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
MRPCC	0xFFF0_30C0	R	MAC Receive Pause Current Count Register	0x0000_0000

- 145 -

31	30	29	28	27	26	25	24				
Reserved											
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
MRPCC											
7	6	5	4	3	2	1	0				
			MR	PCC	-90	200					


BITS		DESCRIPTIONS					
[31:16]	Reserved						
[15:0]	MRPCC	The <b>MAC Receive Pause Current Count</b> shows the current value of that down count timer. If a new PAUSE control frame is received before the timer count down to zero, the new operand of the PAUSE control frame will be stored into the down count timer and the timer starts count down from the new value.					

#### MAC Remote Pause Count Register (MREPC)

The EMC of NUC745 supports the PAUSE control frame transmission. After the PAUSE control frame is transmitted out completely, a timer starts to count down from the value of operand of the transmitted PAUSE control frame. The MREPC shows the current value of this down count timer. The MREPC is read only and write to this register has no effect.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
MREPC	0xFFF0_30C4	R	MAC Remote Pause Count Register	0x0000_0000

31	30	29	28	27	26	25	24			
a the			Res	erved						
23	22	21	20	19	18	17	16			
Var	Reserved									
15	14	13	12	11	10	9	8			
S.	MREPC									
7	6	5	4	3	2	1	0			
	20	0	MR	EPC						
	Q			Pı - 146 -	ublication Re	lease Date: No	vember 23, 2013 Revision A3			



BITS		DESCRIPTIONS					
[31:16]	Reserved						
[15:0]	MREPC	The <b>MAC Remote Pause Count</b> shows the current value of the down count timer that starts to count down from the value of operand of the transmitted PAUSE control frame.					

### DMA Receive Frame Status Register (DMARFS)

The DMARFS is used to keep the Length/Type field of each incoming Ethernet packet. This register is writing clear and writes 1 to corresponding bit clears the bit.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
DMARFS	0xFFF0_30C8	R/W	DMA Receive Frame Status Register	0x0000_0000

31	30	29	28	27	26	25	24				
Reserved											
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	RXFLT										
7	6	5	4	3	2	1	0				
	RXFLT										

		DESCRIPTIONS
[31:16]	Reserved	
[15:0]	RXFLT	The Receive Frame Length/Type keeps the Length/Type field of each incoming Ethernet packet. If the bit EnDEN of MIEN is enabled and the Length/Type field of incoming packet has received, the bit DENI of MISTA will be set and trigger interrupt. And, the content of Length/Type field will be stored in RXFLT.

#### Current Transmit Descriptor Start Address Register (CTXDSA)

The CTXDSA keeps the start address of Tx descriptor that is used by TxDMA currently. The CTXDSA is read only and write to this register has no effect.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CTXDSA	0xFFF0_30CC	R	Current Transmit Descriptor Start Address Register	0x0000_0000

XCA P 10

31	30	29	28	27	26	25	24			
			СТУ	KDSA	SIA	0				
23	22	21	20	19	18	17	16			
CTXDSA										
15	14	13	12	11	10	9	8			
			СТХ	(DSA		N.	a and			
7	6	5	4	3	2	1	0			
			СТХ	(DSA			Con .			
							1123			

BITS		DESCRIPTIONS
[31:0]	CTXDSA	Current Transmit Descriptor Start Address

### Current Transmit Buffer Start Address Register (CTXBSA)

The CTXDSA keeps the start address of Tx frame buffer that is used by TxDMA currently. The CTXBSA is read only and write to this register has no effect.

REC	GISTER	ADDRESS	5	R/W		DESCRIP	TION		R	ESET VALUE
СТ	XBSA	0xFFF0_30	D0	R	Current Address	Transmit Register	Buffer	Start	(	)x0000_0000
		-	-					_		r
	31	30		29	28	27	26	25	5	24
0	S.				СТХ	BSA				
	23	22		21	20	19	18	17	•	16
No	37.1	20			СТХ	BSA				·
	15	14		13	12	11	10	9		8
	SI	h Ch	CTXBSA					·		
	7	6		5	4	3	2	1		0
		Cor .	0	la	СТХ	BSA				•
		TO.	00	200	2		blication Re	elease Do	ute: N	lovember 23, 2013 Revision A3



BITS		DESCRIPTIONS			
[31:0]	CTXBSA	Current Transmit Buffer Start Address			

### **Current Receive Descriptor Start Address Register (CRXDSA)**

The CRXDSA keeps the start address of Rx descriptor that is used by RxDMA currently. The CRXDSA is read only and write to this register has no effect.

REGISTER	ADDRESS	R/W	DESCR	RESET VALUE		
CRXDSA	0xFFF0_30D4	R	Current Receive Address Register	Descriptor	Start	0x0000_0000

31	30	29	28	27	26	25	24				
	CRXDSA										
23	22	21	20	19	18	17	16				
	CRXDSA										
15	14	13	12	11	10	9	8				
			CRX	DSA							
7	6	5	4	3	2	1	0				
	CRXDSA										

BITS		DESCRIPTIONS			
[31:0]	CRXDSA	Current Receive Descriptor Start Address			

#### Current Receive Buffer Start Address Register (CRXBSA)

The CRXBSA keeps the start address of Rx frame buffer that is used by RxDMA currently. The CRXBSA is read only and write to this register has no effect.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CRXBSA	0xFFF0_30D8	R	Current Receive Buffer Start Address Register	0x0000_0000

- 149 -

31	30	29	28	27	26	25	24				
CRXBSA											
23	22	21	20	19	18	17	16				
			CRX	BSA	2 24						
15	14	13	12	11	10	9	8				
			CRX	BSA	Yah	12					
7	6	5	4	3	2	1	0				
	CRXBSA										

BITS		DESCRIPTIONS					
[31:0]	CRXBSA	Current Receive Buffer Start Address					

#### **Receive Finite State Machine Register (RXFSM)**

The RXFSM shows the current value of the FSM (Finite State Machine) of RxDMA and RxFIFO controller. The RXFSM is read only and write to it has no effect. The RXFSM is used only for debug.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
RXFSM	0xFFF0_3200	R	Receive Finite State Machine Register	0x0081_1101

31	30	29	28	27	26	25	24			
RX_FSM										
23	22	21	20	19	18	17	16			
RX_FSM	Reserved			RxE	Buf_FSM					
15	14	13	12	11	10	9	8			
NY NY	RXFetch_F	SM			RXC	ose_FSM				
7	6	5	4	3	2	1	0			
CS 1			RFF_F	SM						
					lication Rele					

	-						
BITS		DESCRIPTIONS					
[31:23]	RX_FSM	RxDMA FSM					
[22]	Reserved						
[21:16]	RXBuf_FSM	Receive Buffer FSM					
[15:12]	RXFetch_FSM	Receive Descriptor Fetch FSM					
[11:8]	RXClose_FSM	Receive Descriptor Close FSM					
[7:0]	RFF_FSM	RxFIFO Controller FSM					

#### Transmit Finite State Machine Register (TXFSM)

The TXFSM shows the current value of the FSM (Finite State Machine) of TxDMA and TxFIFO controller. The TXFSM is read only and write to it has no effect. The TXFSM is used only for debug.

REGISTER	ADDRESS	R/W	DESCRIPTION				RESET VALUE
TXFSM	0xFFF0_3204	R	Transmit Register	Finite	State	Machine	0x0101_1101

31	30	29	28	27	26	25	24			
TX_FSM										
23	23 22 21 20 19 18 17									
Reserv	red			TxE	Buf_FSM					
15	14	13	12	11	10	9	8			
	TXFetch_	FSM			TXC	lose_FSM				
7	6	5	4	3	2	1	0			
R	eserved				TFF_FS	М				
	Publication Release Date: November 23, 2013 - 151 - Revision A3									

BITS		DESCRIPTIONS					
[31:24]	TX_FSM	TxDMA FSM					
[23:22]	Reserved						
[21:16]	TXBuf_FSM	Transmit Buffer FSM					
[15:12]	TXFetch_FSM	Transmit Descriptor Fetch FSM					
[11:8]	TXClose_FSM	Transmit Descriptor Close FSM					
[7:5]	Reserved	- 0,00					
[4:0]	TFF_FSM	TxFIFO Controller FSM					

### Finite State Machine Register 0 (FSM0)

The FSM0 shows the current value of the FSM (Finite State Machine) of the function module in EMC. The FSM0 is read only and write to it has no effect. The FSM0 is used only for debug.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
FSM0	0xFFF0_3208	R	Finite State Machine Register 0	0x0001_0101

31	30	29	28	27	26	25	24
		Reserv	ed		TXN	IAC_FSM	
23	22	21	20	19	18	17	16
			ТХМА	C_FSM			
15	14	13	12	11	10	9	8
Rese	erved						
7	6	5	4	3	2	1	0
			STA	_FSM			
× 32							
BITS		DESCRIPTIONS					
[31:26]	Reserved	Reserved -					

BITS		DESCRIPTIONS						
[31:26]	Reserved	-						
[25:16]	TXMAC_FSM	TxMAC FSM						
[15:14]	Reserved	-						
[13:8]	TXDefer_FSM	Transmit Defer Process FSM						
[7:0]	STA_FSM	MII Management I/F FSM						

- 152 -

#### Finite State Machine Register 1 (FSM1)

The FSM1 shows the current value of the FSM (Finite State Machine) of the function module in EMC. The FSM1 is read only and write to it has no effect. The FSM1 is used only for debug.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
FSM1	0xFFF0_320C	R	Finite State Machine Register 1	0x1100_0100

31	30	29	28	27	26	25	24	
Reserved		ARB_FSM			TxPause_FSM			
23	22	21	20	19	18	17	16	
			Rese	rved		No.	2000	
15	14	13	12	11	10	9	8	
Reserve	ed			AH	IB_FSM		SO	
7	6	5	4	3	2	1	0	
			Rese	rved		1	10	

BITS		DESCRIPTIONS
[31]	Reserved	-
[30:28]	ARB_FSM	Internal Arbiter FSM
[27:24]	TxPause_FSM	Transmit PAUSE Control Frame FSM
[23:14]	Reserved	-
[13:8]	AHB_FSM	[13:8]: AHB Master FSM
[7:0]	RESERVED	-

### Debug Configuration Register (DCR)

The DCR is for debug only to multiplex different signal group out. In FPGA emulation, the signals are outputted to probe pins in emulation board. In real chip, the signals are outputted through the GPIO pins.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
DCR	0xFFF0_3210	R/W	Debug Configuration Register	0x0000_003f

- 153 -

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Enab	le	Reserved					
15	14	13	12	11	10	9	8
			Rese	erved	(S) ()	25	
7	6	5	4	3	2	1	0
Out	Out Config						
					1	56 (	5.

BITS		DESCRIPTIONS
[31:24]	Reserved	- 10000
[23:22]	Enable	The Function Enable outputs two function enable signals to external stimulus circuit. At this stage, only the bit 22 is used for external random collision generator. The random collision generator used only in FPGA emulation.
[21:8]	Reserved	-
[7:6]	Out	The Flag Out provides two output flags to trigger Logic Analyzer for debug. These two bits can be written at any time.
[5:0]	Config	The Configuration controls which group of internal signals can be multiplexed out for debug. Each group includes 16 signals.

CONFIG	SIGNALS	CONFIG	SIGNALS
6'h00	OUT [6], TransDone, GrantLost, Trans_CTR [4:0], LAST, TransCtrExpire, DMode_AHB_CS [5:0]	6'h01	OUT [6], DMode_TxBuf_CS [6:0] DMode_TXFSM_CS [7:0]
6'h02	OUT [6], DMode_RXBuf_CS [5:0], DMode_RXFSM_CS [8:0]	6'h03	OUT [6], TXFIFO_HT, TXFIFO_LT, DMode_TFF_CS [4:0], DMode_RFF_CS [7:0]
6'h04	TxBuf_DRDY, TFF_WPTR [5:0], TX_START, TXSTART, READ, TFF_RPTR [5:0]	6'h05	WRITE, RFF_WPTR [5:0], RXFIFO_HT, RXFIFO_LT, RxBuf_ACK, RFF_RPTR [5:0]

- 154 -

Continued.

	CONFIG	SIGNALS	CONFIG	SIGNALS
	6'h06	R0_PTLE, RxStart, SFD, WasSFD, RxFrame, WrByte, Rx_OvFlow, 1'b0, R0_RBC [7:0]	6'h07	R0_CRCE, RX_DV_In, SynStart, R0_DB, Rx_OvFlow, WRITECTR [2:0], RxByte [7:0]
	6'h08	Reserved	6'h09	Reserved
	6'h0A	OUT [7:6], RegMISTA_Rx_W, RXERR_sync, R0_CRCE, R0_PTLE, R0_RP, RegMISTA_Tx_W, T0_EXDEF, T0_TXABT, T0_CCNT [3:0], 2'b00	6'h0B	OUT [7:6], MCMDR_SDPZ_CIr, RegMCMDR_SDPZ_CIr, DMode_Pause_CS [3:0], MacCtlFra, PauseFra, PauseTx, MacCtlFra_sync, PauseFra_sync, PAUSE, Pause_en, FDUP
	6'h0C	OUT [7:6], FrameWPtr [1:0], FrameRPtr [1:0], RFF_One, FrameWPtr_Inc, FrameRPtr_Inc, Rounding, NexPktStartPtr [5:0]	6'h0D	OUT [7:6], ARB_REQ_Set, ARB_REQ_Clr, DMode_ARB_CS [2:0], TransDone, GrantLost, TransCtrExpire, Trans_CTR [4:0], BURST
	6'h0E	R0_CRCE, Rx_OvFlow, R0_MRE, CRCERR, DAMATCH, RxFrame, SFD, RxMIIErr, SynStart, Hi_Lo_Syn, New_DataValid, L_RxFrame, RxStart, DataValid, Hi_Lo, RX_DV_In	6'h0F	OUT [6], WRITE, RFF_WPTR [5:0], RxReuse, RxBuf_ACK, RFF_RPTR [5:0]
dit.	6'h10	WRITE, RFF_CS [7:1], RFF_WPTR [5:0], RXERR_sync, RxReuse	6'h11	OUT [6], TX_CLK, TX_EN, TXD [3:0], RX_CLK, RX_DV, RX_ER, RXD [3:0], CRS, COL
S AND	6'h12	OUT [6], TXSTART, TX_START, DMode_TFF_CS [4:0], TXSTART_Set, TXSTART_CIr, TXSTART_Re_Set, FrameWaiting, Deferring, COL, TXCOL, TXCOL,	6'h13	OUT [6], DMode_TxBuf_CS[6:0], DMode_TFF_CS[4:0], TXFIFO_UF, TXFIFO_HT, TXOK_sync
	6'h14	OUT [6], READ, READ_sync, READ_Mask, ReadMask_sync, TFF_RPTR [5:0], DMode_TFF_CS [4:0]	6'h15	
			F - 155 -	Publication Release Date: November 23, 201 Revision A

#### **Debug Mode MAC Information Register (DMMIR)**

The DMMIR keeps the information of MAC module for debug.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE	
DMMIR	0xFFF0_3214	R	Debug Mode MAC Information Register	0x0000_0000	

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
			Rese	erved		Ve V	2h				
15	14	13	12	11	10	9	8				
	·		RI	BC		NF.	ROG				
7	6	5	4	3	2	1	0				
	÷		RI	BC			1 105				

BITS	DESCRIPTIONS					
[31:16]	Reserved	-				
[15:0]	RBC	Receive Byte Count				

#### **BIST Mode Register (BISTR)**

The BISTR controls the BIST (Built In Self Test) for embedded SRAM, 256B for RxFIFO and 256B for TxFIFO.

- 10 C	TxFIFO.										
8.	REGISTER	ADDRES	SS	R/W		DESCR	IPTION		RES	SET VALUE	
$\geq$	BISTR	0xFFF0_3	300	R/W	BIST M	lode Registe	er		0x0000_0000		
1											
>	31	30	2	9	28	27	26	2	5	24	
ļ	2.58				Re	served					
	23	22	2	1	20	19	18	1	7	16	
	C32	Reserved									
	15	14	1	3	12	11	10	ç	)	8	
	50	20	8		Re	eserved					
ļ	7	6	Ę	5	4	3	2	1		0	
1		Reserv		Bis	stFail	Fin	ish	BMEn			

BITS		DESCRIPTIONS
[31:5]	Reserved	
[3:2]	BistFail	The <b>BIST Fail</b> indicates if the BIST test fails or succeeds. If the BistFail is low at the end, the embedded SRAM pass the BIST test, otherwise, it is faulty. The BistFail will be high once the BIST detects the error and remains high during the BIST operation. If BistFail[2] high indicates the embedded SRAM for TxFIFO BIST test failed. If BistFail[3] high indicates the embedded SRAM for RxFIFO BIST test failed.
		The BistFail is a write clear field. Write 1 to this field clears the content and write 0 has no effect.
[1]	Finish	The <b>BIST Operation Finish</b> indicates the end of the BIST operation. When BIST controller finishes all operations, this bit will be high. The Finish is a write clear field. Write 1 to this field clears the content and write 0 has no effect.
[0]	BMEn	The <b>BIST Mode Enable</b> is used to enable the BIST operation. If high enables the BIST controller to do embedded SRAM test. This bit is also used to do the reset for BIST circuit. It is necessary to reset the BIST circuit one clock cycle at least in order to initialize the BIST properly. The BMEn can be disabled by write 0.



#### 6.6 GDMA Controller

The NUC745 has a two-channel general DMA controller, called the GDMA. The two-channel GDMA performs the following data transfers without the CPU intervention:

- Memory-to-memory (memory to/from memory)
- Memory –to IO
- IO- to -memory

The on-chip GDMA can be started by the software or external DMA request nXDREQ. Software can also be used to restart the GDMA operation after it has been stopped. The CPU can recognize the completion of a GDMA operation by software polling or when it receives an internal GDMA interrupt. The NUC745 GDMA controller can increment source or destination address, decrement them as well, and conduct 8-bit (byte), 16-bit (half-word), or 32-bit (word) data transfers.

The GDMA includes the following features

- AMBA AHB compliant
- Supports 4-data burst mode to boost performance
- · Provides support for external GDMA device
- Demand mode speeds up external GDMA operations

#### 6.6.1 GDMA Functional Description

The GDMA directly transfers data between source and destination. The GDMA starts to transfer data after it receives service requests from nXDREQ signal or software. When the entire data have been transferred completely, the GDMA becomes idle. Nevertheless, if another transfer is needed, then the GDMA must be programmed again. There are three transfer modes:

#### Single Mode

Single mode requires a GDMA request for each data transfer. A GDMA request (nXDREQ or software) causes one byte, one half-word, or one word to transfer if the 4-data burst mode is disabled, or four times of transfer width is the 4-data burst mode is enabled.

#### Block Mode

The assertion of a single GDMA request causes all of the data to be transferred in a single operation. The GDMA transfer is completed when the current transfer count register reaches zero.

#### **Demand Mode**

The GDMA continues transferring data until the GDMA request input nXDREQ becomes inactive.

- 158 -

#### 6.6.2 GDMA Register Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
Channel 0				
GDMA_CTL0	0xFFF0_4000	R/W	Channel 0 Control Register	0x0000_0000
GDMA_SRCB0	0xFFF0_4004	R/W	Channel 0 Source Base Address Register	0x0000_0000
GDMA_DSTB0	0xFFF0_4008	R/W	Channel 0 Destination Base Address Register	0x0000_0000
GDMA_TCNT0	0xFFF0_400C	R/W	Channel 0 Transfer Count Register	0x0000_0000
GDMA_CSRC0	0xFFF0_4010	R	Channel 0 Current Source Address Register	0x0000_0000
GDMA_CDST0	0xFFF0_4014	R	Channel 0 Current Destination Address Register	0x0000_0000
GDMA_CTCNT0	0xFFF0_4018	R	Channel 0 Current Transfer Count Register	0x0000_0000
Channel 1				
GDMA_CTL1	0xFFF0_4020	R/W	Channel 1 Control Register	0x0000_0000
GDMA_SRCB1	0xFFF0_4024	R/W	Channel 1 Source Base Address Register	0x0000_0000
GDMA_DSTB1	0xFFF0_4028	R/W	Channel 1 Destination Base Address Register	0x0000_0000
GDMA_TCNT1	0xFFF0_402C	R/W	Channel 1 Transfer Count Register	0x0000_0000
GDMA_CSRC1	0xFFF0_4030	R	Channel 1 Current Source Address Register	0x0000_0000
GDMA_CDST1	0xFFF0_4034	R	Channel 1 Current Destination Address Register	0x0000_0000
GDMA_CTCNT1	0xFFF0_4038	R	Channel 1 Current Transfer Count Register	0x0000_0000

### Channel 0/1 Control Register (GDMA\_CTL0, GDMA\_CTL1)

REGISTER	ADDRES	SS	R/W		DESCRIP	ΓΙΟΝ		RES	ET VALUE
GDMA_CTL0	0xFFF0_4000		R/W	Channel 0 Control Register			0x0000_0000		000_0000
GDMA_CTL1	0xFFF0_4020		R/W	Channel 1 Control Register				0x0000_0000	
31	30	2	29	28	27	26	2	5	24
RESERVED	-	TC_WI	OTH		REQ_	SEL	REQ	ATV	ACK_ATV

RESERVED 23	22	TC_WIDTH		REQ_			
	22				SEL	REQ_ATV	ACK_ATV
	22	21 20		19	18	17	16
RW_TC	SABNDERR	DABNDERR	GDMAERR	AUTOIEN	тс	BLOCK	SOFTREQ
15	14	13	12	11	10	9	8
DM	RESERVED	TWS	S	SBMS	ESERVE	BME	SIEN
7	6	5	4	3	2	1	0
SAFIX	DAFIX	SADIR	DADIR	GDMA	MS	RESERVED	GDMAEN
	NO.N	970 970	- 159		tion Relea	se Date: Nover	nber 23, 201. Revision A

	BITS		DESCRIPTIONS
	[31]	RESERVED	- 92
	[30:28]	TC_WIDTH	nRTC/nWTC active width selection, from 1 to 7 HCLK cycles.
	[27:26]	REQ_SEL	External request pin selection, if GDMAMS [3:2]=00, REQ_SEL will be don't care. If REQ_SEL [27:26]=00, external request don't use. If REQ_SEL [27:26]=01, use nXDREQ. If REQ_SEL [27:26]=10, external request don't use. If REQ_SEL [27:26]=11, external request don't use.
	[25]	REQ_ATV	nXDREQ High/Low active selection 1'b0 = nXDREQ is LOW active. 1'b1 = nXDREQ is HIGH active.
	[24]	ACK_ATV	nXDACK High/Low active selection 1'b0 = nXDACK is LOW active. 1'b1 = nXDACK is HIGH active.
	[23]	RW_TC	Read/Write terminal count output selection. 1'b0 = output to nRTC. 1'b1 = output to nWTC.
	[22]	SABNDERR	Source address Boundary alignment Error flag If TWS [13:12]=10, GDMA_SRCB [1:0] should be 00 If TWS [13:12]=01, GDMA_SRCB [0] should be 0 The address boundary alignment should be depended on TWS [13:12]. 1'b0 = the GDMA_SRCB is on the boundary alignment. 1'b1 = the GDMA_SRCB not on the boundary alignment The SABNDERR register bits just can be read only.
	[21]	DABNDERR	Destination address Boundary alignment Error flag If TWS [13:12]=10, GDMA_DSTB [1:0] should be 00 If TWS [13:12]=01, GDMA_DSTB [0] should be 0 The address boundary alignment should be depended on TWS [13:12]. 1'b0 = the GDMA_DSTB is on the boundary alignment. 1'b1 = the GDMA_DSTB not on the boundary alignment The DABNDERR register bits just can be read only.
	[20]	GDMATERR	<b>GDMA Transfer Error</b> 1'b0 = No error occurs 1'b1 = Hardware sets this bit on a GDMA transfer failure Transfer error will generate GDMA interrupt

Continued

[1			DESCRIPTIONS
	19]	AUTOIEN	Auto initialization Enable1'b0 = Disables auto initialization1'b1 = Enables auto initialization, the GDMA_CSRC0/1,GDMA_CDST0/1,and GDMA_CTCNT0/1 registers are updated by theGDMA_SRC0/1,GDMA_DST0/1,and GDMA_TCNT0/1 registersautomatically when transfer is complete.
[1	18]	тс	Terminal Count1'b0 = Channel does not expire1'b1 = Channel expires; this bit is set only by GDMA hardware, and clear by software to write logic 0.TC [18] is the GDMA interrupt flag. TC [18] or GDMATERR[20] will generate interrupt
[1	17]	BLOCK	Bus Lock 1'b0 = Unlocks the bus during the period of transfer 1'b1 = Locks the bus during the period of transfer
[1	16]	SOFTREQ	Software Triggered GDMA Request Software can request the GDMA transfer service by setting this bit to 1. This bit is automatically cleared by hardware when the transfer is completed. This bit is available only while GDMAMS [3:2] register bits are set on software mode (memory to memory).
[	15]	DM	Demand Mode 1'b0 = Normal external GDMA mode 1'b1 = When this bit is set to 1, the external GDMA operation is speeded up. When external GDMA device is operating in the demand mode, the GDMA transfers data as long as the external GDMA request signal nXDREQ is active. The amount of data transferred depends on how long the nXDREQ is active. When the nXDREQ is active and GDMA gets the bus in Demand mode, DMA holds the system bus until the nXDREQ signal becomes non-active. Therefore, the period of the active nXDREQ signal should be carefully tuned such that the entire operation does not exceed an acceptable interval (for example, in a DRAM refresh operation).
[1	14]	Reserved	-

Continued

BITS		DESCRIPTIONS
[13:12]	TWS	Transfer Width Select00 = One byte (8 bits) is transferred for every GDMA operation01 = One half-word (16 bits) is transferred for every GDMA operation10 = One word (32 bits) is transferred for every GDMA operation11 = ReservedThe GDMA_SCRB and GDMA_DSTB should be alignment under theTWS selection
[11]	SBMS	Single/Block Mode Select 1'b0 = Selects single mode. It requires an external GDMA request for every incurring GDMA operation. 1'b1 = Selects block mode. It requires a single external GDMA request during the atomic GDMA operation. An atomic GDMA operation is defined as the sequence of GDMA operations until the transfer count register reaches zero.
[10]	Reserved	-
[9]	BME	Burst Mode Enable 1'b0 = Disables the 4-data burst mode 1'b1 = Enables the 4-data burst mode FF there are 16 words to be transferred, and BME [9]=1, the GDMA_TCNT should be 0x04; However, if BME [9]=0, the GDMA_TCNT should be 0x10.
[8]	SIEN	<b>Stop Interrupt Enable</b> 1'b0 = Do not generate an interrupt when the GDMA operation is stopped 1'b1 = Interrupt is generated when the GDMA operation is stopped
[7]	SAFIX	<b>Source Address Fixed</b> 1'b0 = Source address is changed during the GDMA operation 1'b1 = Do not change the destination address during the GDMA operation. This feature can be used when data were transferred from a single source to multiple destinations.
[6]	DAFIX	<b>Destination Address Fixed</b> 1'b0 = Destination address is changed during the GDMA operation 1'b1 = Do not change the destination address during the GDMA operation. This feature can be used when data were transferred from multiple sources to a single destination.
[5]	SADIR	Source Address Direction 1'b0 = Source address is incremented successively 1'b1 = Source address is decremented successively

Continued

		A65
BITS		DESCRIPTIONS
[4]	DADIR	Destination Address Direction 1'b0 = Destination address is incremented successively 1'b1 = Destination address is decremented successively
[3:2]	GDMAMS	GDMA Mode Select 00 = Software mode (memory-to-memory) 01 = External nXDREQ mode for external device 10 = Reserved 11 = Reserved
[1]	Reserved	- Carl
[0]	GDMAEN	<b>GDMA Enable</b> 1'b0 = Disables the GDMA operation 1'b1 = Enables the GDMA operation; this bit will be clear automatically when the transfer is complete on AUTOIEN [19] register bit is on Disable mode.

#### Channel 0/1 Source Base Address Register (GDMA\_SRCB0, GDMA\_SRCB1)

The GDMA channel starts reading its data from the source address as defined in this source base address register.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GDMA_SRCB0	0xFFF0_4004	R/W	Channel 0 Source Base Address Register	0x0000_0000
GDMA_SRCB1	0xFFF0_4024	R/W	Channel 1 Source Base Address Register	0x0000_0000

31	30	29	28	27	26	25	24		
			SRC_BASE	_ADDR [31:24	<b>!</b> ]				
23	22	21	20	19	18	17	16		
26	•		SRC_BASE	_ADDR [23:16	6]				
15	14	13	12	11	10	9	8		
SRC_BASE_ADDR [15:8]									
7	6	5	4	3	2	1	0		
971	200		SRC BASE	E_ADDR [7:0]					

DESCRIPTIONS	BITS		
32-bit Source Base Address	32-bit	SRC_BASE_ADDR	[31:0]
Publication Release Date: November 23, 2 - 163 - Revision	) ) )		

#### Channel 0/1 Destination Base Address Register (GDMA\_DSTB0, DMA\_DSTB1)

Channel 0/1 Destination Base Address Register (GDMA\_DSTB0, GDMA\_DSTB1)

The GDMA channel starts writing its data to the destination address as defined in this destination base address register. During a block transfer, the GDMA determines successive destination addresses by adding to or subtracting from the destination base address.


REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GDMA_DSTB0	0xFFF0_4008	R/W	Channel 0 Destination Base Address Register	0x0000_0000
GDMA_DSTB1	0xFFF0_4028	R/W	Channel 1 Destination Base Address Register	0x0000_0000

31	30	29	28	27	26	25	24		
DST_BASE_ADDR [31:24]									
23	22	21	20	19	18	17	16		
	DST_BASE_ADDR [23:16]								
15	14	13	12	11	10	9	8		
		D	ST_BASE_A	DDR [15:8]			No.		
7	6	5	4	3	2	1	0		
	DST_BASE_ADDR [7:0]								

BITS	DESCRIPTIONS			
[31:0]	DST_BASE_ADDR	32-bit Destination Base Address		

#### Channel 0/1 Transfer Count Register (GDMA\_TCNT0, GDMA\_TCNT1)

				•	•					
	REGISTER	ADI	DRESS	R/W		DESCRIP	DESCRIPTION		RESET VALUE	
	GDMA_TCN <sup>-</sup>	0 0xFFI	-0_400C	R/W	Channe	l 0 Transfer (	Count Registe	er 0x00	0x0000_0000	
	GDMA_TCN	1 0xFFF	0xFFF0_402C		Channe	Channel 1 Transfer Count Register		er OxOC	0x0000_0000	
5	90							<b>F</b>	P	
	31	30	29		28	27	26	25	24	
	2. 8.				Reserved	t l				
1	23	22	21		20	19	18	17	16	
	163			TFR	_CNT [23	3:16]				
	15	14	13		12	11	10	9	8	
	TFR_CNT [15:8]									
	7	6	5		4	3	2	1	0	
		and "	Ta.	TF	R CNT [7	7:01	-			



- 164 -

BITS	DESCRIPTIONS						
[31:24]	Reserved	- 95					
[23:0]	TFR_CNT	The TFR_CNT represents the required number of GDMA transfers. The maximum transfer count is 16M –1.					

### Channel 0/1 Current Source Register (GDMA\_CSRC0, GDMA\_CSRC1)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GDMA_CSRC0	0xFFF0_4010	R	Channel 0 Current Source Address Register	0x0000_0000
GDMA_CSRC1	0xFFF0_4030	R	Channel 1 Current Source Address Register	0x0000_0000

31	30	29 28		27	26	25	24		
CURRENT_SRC_ADDR [31:24]									
23	22	21	20	19	18	17	16		
	CURRENT_SRC_ADDR [23:16]								
15	14	13	12	11	10	9	8		
		CUF	RENT_SRC_	ADDR [15:8]					
7	6	5	4	3	2	1	0		
		CU	RRENT_SRC	_ADDR [7:0]					

BITS		DESCRIPTIONS
[31:0]	CURRENT_SRC_ADDR	The 32-bit <b>Current Source Address</b> indicates the source address where the GDMA transfer is just occurring. During a block transfer, the GDMA determines the successive source addresses by adding to or subtracting from the source base address. Depending on the settings you make to the control register, the current source address will remain the same or will be incremented or decremented.
		Publication Release Date: November 23, 2013 - 165 - Revision A3

### Channel 0/1 Current Destination Register (GDMA\_CDST0, GDMA\_CDST1)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GDMA_CDST0	0xFFF0_4014	R	Channel 0 Current Destination Address Register	0x0000_0000
GDMA_CDST1	0xFFF0_4034	R	Channel 1 Current Destination Address Register	0x0000_0000

					a second s		
31	30	29	28	27	26	25	24
	•	CUR	RENT_DST_/	ADDR [31:24]	Y.	40.	
23	22	21	20	19	18	17	16
		CUR	RENT_DST_/	ADDR [23:16]		Lon 4	2
15	14	13	12	11	10	9	8
	·	CUF	RENT_DST_	ADDR [15:8]		0	
7	6	5	4	3	2	1	0
		CU	RRENT_DST	_ADDR [7:0]			Roy

BITS	DESCRIPTIONS					
[31:0]	CURRENT_DST_ADDR	The 32-bit <b>Current Destination Address</b> indicates the destination address where the GDMA transfer is just occurring. During a block transfer, the GDMA determines the successive destination addresses by adding to or subtracting from the destination base address. Depending on the settings you make to the control register, the current destination address will remain the same or will be incremented or decremented.				

### Channel 0/1 Current Transfer Count Register (GDMA\_CTCNT0, **GDMA\_CTCNT1**)

The Current transfer count register indicates the number of transfer being performed.

RE	GISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GDM.	A_CTCNT0	0xFFF0_4018	R	Channel 0 Current Transfer Count Register	0x0000_0000
GDM.	A_CTCNT1	0xFFF0_4038	R	Channel 1 Current Transfer Count Register	0x0000_0000
				Publication Release Date: No - 166 -	wember 23, 2013 Revision A3

31	30	29	28	27	26	25	24
			Reserve	d			
23	22	21	20	19	18	17	16
		CUR	RENT_TFR_C	NT [23:16]	22	-	
15	14	13	12	11	10	9	8
	• •	CUR	RENT_TFR_	CNT [15:8]	Se 1		
7	6	5	4	3	2	1	0
	·	CUI	RENT_TFR_	CNT [7:0]	ma	5	

BITS		DESCRIPTIONS
[31:24]	Reserved	
[23:0]	CURRENT_TFR_CNT	Current Transfer Count register The current transfer count register indicates the number of transfer being performed

- 167 -



#### 6.7 USB Host Controller

The **Universal Serial Bus (USB)** is a low-cost, low-to-mid-speed peripheral interface standard intended for modem, scanners, PDAs, keyboards, mice, and other devices that do not require a highbandwidth parallel interface. The USB is a 4-wire serial cable bus that supports serial data exchange between a Host Controller and a network of peripheral devices. The attached peripherals share USB bandwidth through a host-scheduled, token-based protocol. Peripherals may be attached, configured, used, and detached, while the host and other peripherals continue operation (i.e. hot plug and unplug is supported).

A major design goal of the USB standard was to allow flexible, plug-and-play networks of USB devices. In any USB network, there will be only one host, but there can be many devices and hubs.

The USB Host Controller has the following features:

- Open Host Controller Interface (OHCI) Revision 1.1 compatible.
- USB Revision 1.1 compatible
- Supports both low-speed (1.5 Mbps) and full-speed (12Mbps) USB devices.
- Handles all the USB protocol.
- Built-in DMA for real-time data transfer
- Multiple low power modes for efficient power management

#### 6.7.1 USB Host Functional Description

#### 6.7.1.1. AHB Interface

The OpenHCI Host Controller is connected to the system by the AHB bus. The design requires both master and slave bus operations. As a master, the Host Controller is responsible for running cycles on the AHB bus to access EDs and TDs as well as transferring data between memory and the local data buffer. As a slave, the Host Controller monitors the cycles on the AHB bus and determines when to respond to these cycles. Configuration and non-real-time control access to the Host Controller operational registers are through the AHB bus slave interface.

#### 6.7.1.2. Host Controller

#### **List Processing**

The List Processor manages the data structures from the Host Controller Driver and coordinates all activity within the Host Controller.

#### **Frame Management**

Frame Management is responsible for managing the frame specific tasks required by the USB specification and the OpenHCI specification. These tasks are:

- 1) Management of the OpenHCI frame specific Operational Registers
- 2) Operation of the Largest Data Packet Counter.
- 3) Performing frame qualifications on USB Transaction requests to the SIE.
- 4) Generate SOF token requests to the SIE.

- 168 -

#### **Interrupt Processing**

Interrupts are the communication method for HC-initiated communication with the Host Controller Driver. There are several events that may trigger an interrupt from the Host Controller. Each specific event sets a specific bit in the *HcInterruptStatus* register.

#### Host Controller Bus Master

The Host Controller Bus Master is the central block in the data path. The Host Controller Bus Master coordinates all access to the AHB Interface. There are two sources of bus mastering within Host Controller: the List Processor and the Data Buffer Engine.

#### Data Buffer

The Data Buffer serves as the data interface between the Bus Master and the SIE. It is a combination of a 64-byte latched based bi-directional asynchronous FIFO and a single Dword AHB Holding Register.

#### 6.7.1.3. USB Interface

The USB interface includes the integrated Root Hub with two external ports, Port 1 and Port 2 as well as the Serial Interface Engine (SIE) and USB clock generator. The interface combines responsibility for executing bus transactions requested by the HC as well as the hub and port management specified by USB.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
<b>OpenHCI Registers</b>	i			
HcRevision	0xFFF0_5000	R	Host Controller Revision Register	0x0000_0010
HcControl	0xFFF0_5004	R/W	Host Controller Control Register	0x0000_0000
HcCommandStatus	0xFFF0_5008	R/W	Host Controller Command Status Register	0x0000_0000
HcInterruptStatus	0xFFF0_500C	R/W	Host Controller Interrupt Status Register	0x0000_0000
HcInterruptEnbale	0xFFF0_5010	R/W	Host Controller Interrupt Enable Register	0x0000_0000
HcInterruptDisbale	0xFFF0_5014	R/W	Host Controller Interrupt Disable Register	0x0000_0000
НсНССА	0xFFF0_5018	R/W	Host Controller Communication Area Register	0x0000_0000
HcPeriodCurrentED	0xFFF0_501C	R/W	Host Controller Period Current ED Register	0x0000_0000
HcControlHeadED	0xFFF0_5020	R/W	Host Controller Control Head ED Register	0x0000_0000
HcControlCurrentED	0xFFF0_5024	R/W	Host Controller Control Current ED Register	0x0000_0000
HcBulkHeadEd	0xFFF0_5028	R/W	Host Controller Bulk Head ED Register	0x0000_0000
HcBulkCurrentED	0xFFF0_502C	R/W	Host Controller Bulk Current ED Register	0x0000_0000

#### 6.7.2 USB Host Controller Registers Map

- 169 -

Continued.

ADDRESS	R/W	DESCRIPTION	RESET V
0xFFF0_5030	R/W	Host Controller Done Head Register	0x0000_0
0xFFF0_5034	R/W	Host Controller Frame Interval Register	0x0000_2
0xFFF0_5038	R	Host Controller Frame Remaining Register	0x0000_0
0xFFF0_503C	R	Host Controller Frame Number Register	0x0000_0
0xFFF0_5040	R/W	Host Controller Periodic Start Register	0x0000_0
0xFFF0_5044	R/W	Host Controller Low Speed Threshold Register	0x0000_0
0xFFF0_5048	R/W	Host Controller Root Hub Descriptor A Register	0x0100_(
0xFFF0_504C	R/W	Host Controller Root Hub Descriptor B Register	0x0000_0
0xFFF0_5050	R/W	Host Controller Root Hub Status Register	0x0000_(
0xFFF0_5054	R/W	Host Controller Root Hub Port Status [1]	0x0000_(
0xFFF0_5058	R/W	Host Controller Root Hub Port Status [2]	0x0000_(
sters	1		
0xFFF0_5200	R/W	USB Test Mode Enable Register	0x0XXX_ X
0xFFF0_5204	R/W	USB Operational Mode Enable Register	0x0000_0
	0xFFF0_5034 0xFFF0_5038 0xFFF0_503C 0xFFF0_5040 0xFFF0_5044 0xFFF0_5048 0xFFF0_5048 0xFFF0_5050 0xFFF0_5050 0xFFF0_5058 sters 0xFFF0_5200	0xFFF0_5034       R/W         0xFFF0_5038       R         0xFFF0_503C       R         0xFFF0_5040       R/W         0xFFF0_5044       R/W         0xFFF0_5048       R/W         0xFFF0_5047       R/W         0xFFF0_5048       R/W         0xFFF0_5047       R/W         0xFFF0_5050       R/W         0xFFF0_5054       R/W         0xFFF0_50558       R/W         0xFFF0_50200       R/W	0xFFF0_5034R/WHost Controller Frame Interval Register0xFFF0_5038RHost Controller Frame Remaining Register0xFFF0_503CRHost Controller Frame Number Register0xFFF0_5040R/WHost Controller Periodic Start Register0xFFF0_5040R/WHost Controller Low Speed Threshold Register0xFFF0_5044R/WHost Controller Root Hub Descriptor A Register0xFFF0_5048R/WHost Controller Root Hub Descriptor A Register0xFFF0_5040R/WHost Controller Root Hub Descriptor B Register0xFFF0_5048R/WHost Controller Root Hub Descriptor B Register0xFFF0_5050R/WHost Controller Root Hub Descriptor B Register0xFFF0_5050R/WHost Controller Root Hub Descriptor B Register0xFFF0_5058R/WHost Controller Root Hub Port Status [2]0xFFF0_5058R/WHost Controller Root Hub Port Status [2]sters0xFFF0_5200R/WUSB Test Mode Enable Register0xFFF0_5204R/WUSB OperationalMode0xFFF0_5205R/WUSB OperationalMode

0						100 AC				
REGIST	ĒR		OFFSET	R/W	R/W DESCRIPTION		RES	SET VALUE		
HcRevisi	on	0xFFF0_5000		R	Host Controller Revision Register			r OxC	0x0000_0010	
31	3	0	29		28	27	26	25	24	
Reserved										
23	2	2	21		20	19	18	17	16	
Reserved										
15	1	4	13		12	11	10	9	8	
	Reserved							15		
7	6	6	5		4	3	2	1	0	
	Revision									

#### Host Controller Revision Register

BITS		DESCRIPTION
[31:8]	Reserved	Reserved. Read/Write 0's
[7:0]	Revision	Indicates the Open HCI Specification revision number implemented by the Hardware. Host Controller supports 1.0 specification. $(X.Y = XYh)$

### Host Controller Control Register

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcControl	0xFFF0_5004	R/W	Host Controller Control Register	0x0000_0000

	30 29	9 28	27	26	25	24
		R	eserved			
23	22 2	1 20	19	18	17	16
- Ac		R	eserved			
15	14 13	3 12	11	10	9	8
are so	Rese	erved		RWCE	RWC	IR
7	6 5	6 4	3	2	1	0
HCFS	BL	.E CLE	ISE	PLE	CE	BR

ļ	BITS		DESCRIPTION
	[31:11]	Reserved	Reserved. Read/Write 0's
ŀ			RemoteWakeupConnectedEnable
	[10]	RWCE	If a remote wakeup signal is supported, this bit enables that operation Since there is no remote wakeup signal supported, this bit is ignored.
			RemoteWakeupConnected
	[9]	RWC	This bit indicated whether the HC supports a remote wakeup signal. Thi implementation does not support any such signal. The bit is hard-coded t '0.'
			InterruptRouting
	[0]	INR	This bit is used for interrupt routing:
	[8]		0: Interrupts routed to normal interrupt mechanism (INT).
			1: Interrupts routed to SMI.
1			HostControllerFunctionalState
			This field sets the Host Controller state. The Controller may force a stat change from USB SUSPEND to USB RESUME after detecting resum signaling from a downstream port. States are:
	[7:6]	HCFS	00: USB RESET
			01: USBRESUME
			10: USBOPERATIONAL
			11: USBSUSPEND
	[5]	BLE	BulkListEnable
	[5]		When set this bit enables processing of the Bulk list.
	[4]	CLE	Control Listenable
	[4]		When set this bit enables processing of the Control list.
			Isochronous Enable
	[3]	ISE	When clear, this bit disables the Isochronous List when the Periodic List enabled (so Interrupt EDs may be serviced). While processing the Period List, the Host Controller will check this bit when it finds an isochronous ED
	2 Mile		Periodic Listenable
	[2]	PLE	When set, this bit enables processing of the Periodic (interrupt ar isochronous) list. The Host Controller checks this bit prior to attemptir any periodic transfers in a frame.
	-07	50.	ControlBulkServiceRatio
	[1:0]	CBR	Specifies the number of Control Endpoints serviced for every Bu Endpoint. Encoding is N-1 where N is the number of Control Endpoints (i. '00' = 1 Control Endpoint; '11' = 3 Control Endpoints)

#### Host Controller Command Status Register

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcCommandStatus	0xFFF0_5008	R/W	Host Controller Command Status Register	0x0000_0000

30	29	28	27	26	25	24
	12					
22	21	20	19	18	17	16
	5.40					
14	13	12	11	10	9	8
		Res	served		~ Con	15
6	5	4	3	2	1	0
Reserved				BLF	CLF	HCR
	22 14 6	22 21 Res 14 13 6 5	Reserved       22     21     20       Reserved       14     13     12       Res       6     5     4	Reserved       22     21     20     19       Reserved       14     13     12     11       Reserved       6     5     4     3	Reserved       22     21     20     19     18       Reserved       14     13     12     11     10       Reserved       6     5     4     3     2	Reserved       22     21     20     19     18     17       Reserved       14     13     12     11     10     9       Reserved       6     5     4     3     2     1

BITS		DESCRIPTION		
[31:18]	Reserved	Reserved		
		ScheduleOverrunCount		
[17:16]	SOC	This field is increment every time the <b>SchedulingOverrun</b> bit in <i>HcInterruptStatus</i> is set. The count wraps from '11' to '00.'		
[15:4]	Reserved	Reserved. Read/Write 0's		
		OwnershipChangeRequest		
[3]	OCR	When set by software, this bit sets the <b>OwnershipChange</b> field in <i>HcInterruptStatus</i> . The bit is cleared by software.		
		BulkListFilled		
[2]	BLF	Set to indicate there is an active ED on the Bulk List. The bit may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Bulk List.		
A SP .		ControlListFilled		
[1]	CLF	Set to indicate there is an active ED on the Control List. It may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Control List.		
NG3	the second	HostControllerReset		
[0]	HCR	This bit is set to initiate the software reset. This bit is cleared by the Host Controller, upon completed of the reset operation.		
		Publication Release Date: November 23, 201 - 173 - Revision A		

### Host Controller Interrupt Status Register

All bits are set by hardware and cleared by software.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcInterruptStatus	0xFFF0_500C	R/W	Host Controller Interrupt Status Register	0x0000_0000

30	29	28	27	26	25	24			
OCH	Reserved								
22	21	20	19	18	17	16			
Reserved									
14	13	12	11	10	9	8			
		Res	served		622	G			
6	5 4 3 2 1 0								
RHSC	FNO	URE	RDT	SOF	WDH	SCO			
	OCH 22 14 6	OCH 22 21 14 13 6 5	OCH         22         21         20           22         21         20         Res           14         13         12         Res           6         5         4         14	OCH         Res           22         21         20         19           Reserved           14         13         12         11           Reserved           6         5         4         3	OCH         Reserved           22         21         20         19         18           Reserved           14         13         12         11         10           Reserved           6         5         4         3         2	OCH         Reserved           22         21         20         19         18         17           Reserved           14         13         12         11         10         9           Reserved           6         5         4         3         2         1			

	BITS		DESCRIPTION					
	[31]	Reserved	Reserved					
			OwnershipChange					
	[30]	OCH	This bit is set when the <b>OwnershipChangeRequest</b> bit of <i>HcCommandStatus</i> is set.					
	[29:7]		Reserved					
			RootHubStatusChange					
	[6]	RHSC	This bit is set when the content of <i>HcRhStatus</i> or the content of any <i>HcRhPortStatus</i> register has changed.					
	[5] FNO		FrameNumberOverflow					
			Set when bit 15 of FrameNumber changes value.					
			UnrecoverableError					
	[4]	URE	This event is not implemented and is hard-coded to '0.' Writes are ignored.					
	22.8		ResumeDetected					
	[3]	RDT	Set when Host Controller detects resume signaling on a downstream port.					
	9	2.2	StartOfFrame					
	[2]	SOF	Set when the Frame Management block signals a 'Start of Frame' event.					
		Story Contraction	Publication Release Date: November 23, 2013 - 174 - Revision A3					

Continued.

BITS	DESCRIPTION							
[1]	WDH	WritebackDoneHead Set after the Host Controller has written <i>HcDoneHead</i> to <i>HccaDoneHead</i> .						
[0]	SCHO	SchedulingOverrun Set when the List Processor determines a Schedule Overrun has occurred.						

#### Host Controller Interrupt Enable Register

Writing a '1' to a bit in this register sets the corresponding bit, while writing a '0' leaves the bit unchanged.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcInterruptEnable	0xFFF0_5010	R/W	Host Controller Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24				
MIE	OCE	Reserved									
23	22	21	20	19	18	17	16				
Reserved											
15	14	13	12	11	10	9	8				
	Reserved										
7	6	5	4	3	2	1	0				
Reserved	RHCE	FNOE	UREE	RDTE	SOFE	WDHE	SCHOE				

BITS		DESCRIPTION
6		MasterInterruptEnable
[31] MIE		This bit is a global interrupt enable. A write of '1' allows interrupts to be enabled via the specific enable bits listed above.
2 734	8	OwnershipChangeEnable
[30]	OCE	0: Ignore
Va.	220	1: Enable interrupt generation due to Ownership Change.
[29:7]	Reserved	Reserved. Read/Write 0's
1	So Co	RootHubStatusChangeEnable
[6]	RHSCE	0: Ignore
	495 7	1: Enable interrupt generation due to Root Hub Status Change.

- 175 -

Continued.

BITS		DESCRIPTION
		FrameNumberOverflowEnable
[5]	FNOE	0: Ignore
		1: Enable interrupt generation due to Frame Number Overflow.
[4]	UREE	UnrecoverableErrorEnable
[4]	UREE	This event is not implemented. All writes to this bit are ignored.
		ResumeDetectedEnable
[3]	3] RDTE	0: Ignore
		1: Enable interrupt generation due to Resume Detected.
		StartOfFrameEnable
[2]	SOFE	0: Ignore
		1: Enable interrupt generation due to Start of Frame.
		WritebackDoneHeadEnable
[1]	WDHE	0: Ignore
		1: Enable interrupt generation due to Write-back Done Head.
		SchedulingOverrunEnable
[0]	SCHOE	0: Ignore
		1: Enable interrupt generation due to Scheduling Overrun.

### Host Controller Interrupt Disable Register

Writing a '1' to a bit in this register clears the corresponding bit, while writing a '0' to a bit leaves the bit unchanged.

REGIS	REGISTER		ADDRESS R/W DESCRIPTION				RESET VALUE	
HcInterruptEnable		0xFFF0_5014	R/W	Host C	ontroller Inte	rrupt Disable	Register	0x0000_0000
31	30	29		28	27	26	25	24
MIE	OCE			Reserved				
23	22	21		20	19	18	17	16
12D	10			Reserved				
15	14	13		12	11	10	9	8
1	A.Y	2	_	Re	served			
7	6	5		4	3	2	1	0
Reserved	RHSCE	FNOE	UF	REE	RDTE	SOFE	WDHE	SCHOE

- 176 -

BITS		DESCRIPTION				
[04]		MasterInterruptEnable				
[31]	MIE	Global interrupt disable. A write of '1' disables all interrupts.				
		OwnershipChangeEnable				
[30] OCE	0: Ignore					
		1: Disable interrupt generation due to Ownership Change.				
[29:7]	Reserved	Reserved. Read/Write 0's				
		RootHubStatusChangeEnable				
[6]	RHSCE	0: Ignore				
		1: Disable interrupt generation due to Root Hub Status Change.				
		FrameNumberOverflowEnable				
[5]	FNOE	0: Ignore				
		1: Disable interrupt generation due to Frame Number Overflow.				
[4]	UREE	UnrecoverableErrorEnable				
[4]	UKEE	This event is not implemented. All writes to this bit will be ignored				
		ResumeDetectedEnable				
[3]	RDTE	0: Ignore				
		1: Disable interrupt generation due to Resume Detected.				
		StartOfFrameEnable				
[2]	SOFE	0: Ignore				
		1: Disable interrupt generation due to Start of Frame.				
		WritebackDoneHeadEnable				
[1]	WDHE	0: Ignore				
		1: Disable interrupt generation due to Write-back Done Head.				
		SchedulingOverrunEnable				
[0]	SCHOE	0: Ignore				
	P	1: Disable interrupt generation due to Scheduling Overrun.				

REGISTER	ADDRE	ADDRESS R/			RESET VALUE			
HcHCCA	0xFFF0_	5018	R/W	Host Contr	oller Commu	nication Area	Register	0x0000_0000
					- 4/3	Ke. Y		
31	30	2	9	28	27	26	25	24
				Н	ICCA	Yo 3	X.,	
23	22	2	1	20	19	18	17	16
				Н	ICCA	~(17)	-0	Q
15	14	1	3	12	11	10	9	8
				Н	ICCA		12	Sh
7	6	5	5	4	3	2	1	0
				Re	served		2	(O) (C)

### Host Controller Communication Area Register

BITS		DESCRIPTION						
[21.0]	HCCA	НССА						
[31:8]		Pointer to HCCA base address.						
[7:0]	Reserved	Reserved						

### Host Controller Period Current ED Register

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcPeriodCurretED	0xFFF0_501C	R/W	Host Controller Period Current ED Register	0x0000_0000

	31	30	29	28	27	26	25	24
120				Р	CED			
22	23	22	21	20	19	18	17	16
2 1				P	CED			
123	15	14	13	12	11	10	9	8
YS.				P	CED			
X	7	6	5	4	3	2	1	0
1	NO 3	PC	ED					
	Yak	12						

BITS		DESCRIPTION						
[31:4]	PCED	PeriodCurrentED. Pointer to the current Periodic List ED.						
[3:0]	Reserved	Reserved. Read/Write 0's						

- 178 -

Host Controller Control Head ED Register									
REGIST	REGISTER ADDRESS		R/W		RESET VALUE				
HcControlHea	adED	0xFF	F0_5020	R/W	Host C	ontroller Con	trol Head ED	Register	0x0000_0000
						- 4/3	Ke. Y		
31	30		29	28		27	26	25	24
					С	HED	Yo 3	25	
23	22		21	20		19	18	17	16
					С	HED	~(7)	-0	
15	14		13	12		11	10	9	8
					С	HED	~	V N	Sh
7	6		5 4		3	2	1	0	
		СН	ED				Rese	erved	2. (0) -

#### BITS DESCRIPTION ControlHeadED [31:4] CHED Pointer to the Control List Head ED. [3:0] Reserved Reserved

#### Host Controller Control Current ED Register

REGIS	REGISTER		R/W	R/W DESCRIPTION				RESET VALUE
HcControlCu	urrentED	0xFFF0_5024	R/W	Host C	Controller Con	trol Current E	ED Register	0x0000_0000
31	30	29		28	27	26	25	24
				C	CED			
23	22	21		20	19	18	17	16
				C	CED			
15	14	13		12	11	10	9	8
N TEN				C	CED			
7	6	5		4	3	2	1	0
Son ?	22	CCED				Res	erved	

BITS		DESCRIPTION
[31:4]	CCED	ControlCurrentED           Pointer to the current Control List ED.
[3:0]	Reserved	Reserved. Read/Write 0's
		Publication Release Date: November 23, 2013 - 179 - Revision A3

#### Host Controller Bulk Head ED Register

REGISTER	OFFSET ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcBulkHEADED	0xFFF0_5028	R/W	Host Controller Bulk Head ED Register	0x0000_0000

31	30	29	28	27	26	25	24		
BHED									
23	22	21	20	19	18	17	16		
	BHED								
15	14	13	12	11	10	9	8		
			В	HED		K ~	11-		
7	6	5	4	3	2	1	0		
	BH	IED			Res	erved	100		

BITS		DESCRIPTION						
[31:4]	BHED	BulkHeadED. Pointer to the Bulk List Head ED.						
[3:0]	Reserved	Reserved. Read/Write 0's						

### Host Controller Bulk Current ED Register

REGISTER	OFFSET ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcBulkCurrentED	0xFFF0_502C	R/W	Host Controller Bulk Current ED Register	0x0000_0000

31	30	29	28	27	26	25	24	
			В	CED				
23	22	21	20	19	18	17	16	
	BCED							
15	14	13	12	11	10	9	8	
1	BCED							
7	6	5	4	3	2	1	0	
A.	BCED				Reserved			

BITS	DESCRIPTION								
[31:4]	BCED	BulkCurrentED. Pointer to the current Bulk List ED.							
[3:0]	Reserved	Reserved. Read/Write 0's							

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcDoneHead	0xFFF0_5030	R/W	Host Controller Done Head Register	0x0000_0000

31	30	29	28	27	26	25	24			
DOHD										
23	22	21	20	19	18	17	16			
	DOHD									
15	14	13	12	11	10	9	8			
			D	OHD		K ~	1			
7	6	5	4	3	2	1	0			
	DC	HD			Res	erved	196			

BITS	DESCRIPTION					
[31:4]	DOHD	DoneHead. Pointer to the current Done List Head ED.				
[3:0]	Reserved	Reserved. Read/Write 0's				

### Host Controller Frame Interval Register

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcFmInterval	0xFFF0_5034	R/W	Host Controller Frame Interval Register	0x0000_2EDF

	31 FINTVT 23 15 Rese	30 22 14	29 21 13	28 20 F3 12	27 FSLDP 19 SLDP 11	26 18 10 NTV	25 17 9	24 16 8
	7	6	5	4	3	2	1	0
		0	5		INTV	2	I	0
Publication Release Date: November 23 - 181 - Revise								ember 23, 2013 Revision A3

BITS		DESCRIPTION							
31	FINTVT	<b>FrameIntervalToggle</b> This bit is toggled by HCD when it loads a new value into <b>Frame Interval</b> .							
	FSLargestDataPacket								
[30:16]	FSLDP	This field specifies a value that is loaded into the Largest Data Packet Counter at the beginning of each frame.							
[15:14]	Reserved	Reserved. Read/Write 0's							
[13:0]	FINTV	<b>Frame Interval</b> This field specifies the length of a frame as (bit times - 1). For 12,000 bit times in a frame, a value of 11,999 is stored here.							

### Host Controller Frame Remaining Register

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcFmInterval	0xFFF0_5038	R	Host Controller Frame Remaining Register	0x0000_0000

31	30	29	28	27	26	25	24				
FRMT			Reserved								
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
Rese	erved			F	RM						
7	6	5	4	3	2	1	0				
			F	FRM							

[13:0] FRM decrements each 12 MHz clock period. When the count reaches 0, (end of	[30:14]		Loaded with FrameIntervalToggle when Frame Remaining is loaded. Reserved. Read/Write 0's
[30:14]       Reserved       Reserved. Read/Write 0's         [13:0]       FRM       Frame Remaining         When the Host Controller is in the USBOPERATIONAL state, this 14-bit field decrements each 12 MHz clock period. When the count reaches 0, (end of	[30:14]		Reserved. Read/Write 0's
[13:0] FRM Frame Remaining When the Host Controller is in the USBOPERATIONAL state, this 14-bit field decrements each 12 MHz clock period. When the count reaches 0, (end of		Reserved	
[13:0] FRM When the Host Controller is in the USBOPERATIONAL state, this 14-bit field decrements each 12 MHz clock period. When the count reaches 0, (end of	[13:0]	E.	Frame Remaining
[13:0] FRM decrements each 12 MHz clock period. When the count reaches 0, (end of	[13:0]		Traine Keinaning
loads when the Host Controller transitions into USBOPERATIONAL.		FRM	When the Host Controller is in the USBOPERATIONAL state, this 14-bit field decrements each 12 MHz clock period. When the count reaches 0, (end of frame) the counter reloads with <b>Frame Interval</b> . In addition, the counter loads when the Host Controller transitions into USBOPERATIONAL.
			Publication Release Date: November 23, 2013 - 182 - Revision A3

Host Controller Frame	Number Register
-----------------------	-----------------

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcFmNumber	0xFFF0_503C	R	Host Controller Frame Number Register	0x0000_0000

31	30	29	28	27	26	25	24		
			Re	served	Xan 3	500			
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
FRMN									
7	1	0							
			F	RMN		92	202		

BITS		DESCRIPTION					
[31:16]	Reserved	Reserved. Read/Write 0's					
		FrameNumber					
[15:0]	FRMN	This 16-bit incrementing counter field is incremented coincident with the loading of <b>FrameRemaining</b> . The count rolls over from 'FFFFh'' to '0h.'					

### Host Controller Periodic Start Register

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcPeriodicStart	0xFFF0_5040	R/W	Host Controller Periodic Start Register	0x0000_0000

31	30	29	28	27	26	25	24
			Re	served	-		
23	22	21	20	19	18	17	16
1			Re	served			
15	14	13	12	11	10	9	8
A Co	80			P	ERST		
7	6	5	4	3	2	1	0
7	6	5		3 ERST	2	1	0

BITS		DESCRIPTION
[31:14]	Reserved	Reserved. Read/Write 0's
[13:0]	PERST	<b>PeriodicStart</b> This field contains a value used by the List Processor to determine where in a frame the Periodic List processing must begin.

#### Host Controller Low Speed Threshold Register

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcLSThreshold	0xFFF0_5044	R/W	Host Controller Low Speed Threshold Register	0x0000_0628

31	30	30 29 28 27 26 25									
	Reserved										
23	22 21 20 19 18 17										
Reserved											
15	14	13	12	11	10	9	8				
	Res	erved		LsThreshold							
7	6	5	4	3	2	1	0				
			LsT	reshold							

BITS		DESCRIPTION
[31:12]	Reserved	Rsvd. Read/Write 0's
		LSThreshold
[11:0]	LsTreshold	This field contains a value used by the Frame Management block to determine whether or not a low speed transaction can be started in the current frame.

#### Host Controller Root Hub Descriptor A Register

This register is only reset by a power-on reset. It is written during system initialization to configure the Root Hub. This bit should not be written during normal operation.

REGISTER	ADDRESS	R/W	DI	ESCRI	PTION			RESET VALUE
HcRhDescriptorA	0xFFF0_5048	R/W	Host Controller Register	Root	Hub	Descriptor	A	0x0100.0002
				Publica	tion R	elease Date:	Nov	vember 23, 2013
			- 184 -					Revision A3

31	30	29	28	27	26	25	24	
POTPGT								
23	22	21	20	19	18	17	16	
			Re	served	de N			
15	14	13	12	11	10	9	8	
	Reserved			OCPM	DEVT	NPSW	PSWM	
7	6	5	4	3	2	1	0	
			Re	served				

BITS		DESCRIPTION
		PowerOnToPowerGoodTime
[31:24]	POTPGT	This field value is represented as the number of 2 ms intervals, which ensuring that the power switching is effective within 2 ms. Only bits [25:24] is implemented as R/W. The remaining bits are read only as '0'. It is not expected that these bits be written to anything other than 1h, but limited adjustment is provided. This field should be written to support system implementation. This field should always be written to a non-zero value.
[23:13]	Reserved	Reserved. Read/Write 0's
		NoOverCurrentProtection
[12]	NOCP	Global over-current reporting implemented in HYDRA-2. This bit should be written to support the external system port over-current implementation. 0 = Over-current status is reported 1 = Over-current status is not reported
		OverCurrentProtectionMode
[11]	ОСРМ	<ul> <li>Global over-current reporting implemented in HYDRA-2. This bit should be written 0 and is only valid when NoOverCurrentProtection is cleared.</li> <li>0 = Global Over-Current</li> <li>1 = Individual Over-Current</li> </ul>
[40]	DEVT	DeviceType
[10]	DEVI	table of none-4is not a compound device.
		NoPowerSwitching
[9]	NPSW	<ul> <li>Global power switching implemented in HYDRA-2. This bit should be written to support the external system port power switching implementation.</li> <li>0 = Ports are power switched.</li> <li>1 = Ports are always powered on.</li> </ul>
Val	22	PowerSwitchingMode
[8]	PSWM	<ul> <li>Global power switching mode implemented in HYDRA-2. This bit is only valid when NoPowerSwitching is cleared. This bit should be written '0'.</li> <li>0 = Global Switching</li> <li>1 = Individual Switching</li> </ul>
[7:0]	reserved	reserved

### Host Controller Root Hub Descriptor B Register

This register is only reset by a power-on reset. It is written during system initialization to configure the Root Hub. These bits should not be written during normal operation.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcRhDescriptorB	0xFFF0_504C	R/W	Host Controller Root Hub Descriptor B Register	0x0000_0000

31	30	29	28	27	26	25	24			
	PPCM									
23	22	21	20	19	18	17	16			
		PPCM								
15	14	13	12	11	10	9	8			
		DEVRM								
7	6	5	4	3	2	1	0			
	DEVRM									
							000 -			

	BITS		DESCRIPTION
			PortPowerControlMask
	[31:16]	РРСМ	Global-power switching. This field is only valid if <b>NoPowerSwitching</b> is cleared and <b>PowerSwitchingMode</b> is set (individual port switching). When set, the port only responds to individual port power switching commands ( <b>Set/ClearPortPower</b> ). When cleared, the port only responds to global power switching commands ( <b>Set/ClearGlobalPower</b> ). 0 = Device not removable 1 = Global-power mask
			Port Bit relationship - Unimplemented ports are reserved, read/write '0'. 0 : Reserved 1 : Port 1 2 : Port 2  15 : Port 15
	0		DeviceRemoveable
	N. A.	1	table of none-4 ports default to removable devices. 0 = Device not removable 1 = Device removable
X	[15:0]	DEVRM	Port Bit relationship 0 : Reserved 1 : Port 1 2 : Port 2
		Sp Cs.	 15 : Port 15
		SAL	Unimplemented ports are reserved, read/write '0'.

- 186 -

#### Host Controller Root Hub Status Register

This register is reset by the USBRESET state.

REGISTI	ER	OFFSET ADDRESS		R/W		DES	CRIPTION		RESET VALUE
HcRhStst	tus	0xFFF0_5050		R/W	Host C	Host Controller Root Hub Status Register			0x0000_0000
31	3	0	29		28	27	26	25	24
						Reserved	1.8		
23	2	2	21		20	19	18	17	16
			R	eserved			Yah	OVIC	LPSC
15	1	4	13		12	11	10	9	8
DRWE	PDW	/KS2	PDWKS1		Reserved				
7	6	6	5		4	3	2	1	0
			R	eserved				OVRCI	LOPS
								62	(0)

BITS		DESCRIPTION
[0,4]	0004/5	(Write) ClearRemoteWakeupEnable
[31]	CRWE	Writing 1 to this bit clears <b>DeviceRemoteWakeupEnable</b> . Writing 1 has no effect.
[30:18]	Reserved	Reserved. Read/Write 0's
[17]	OVIC	OverCurrentIndicatorChange This bit is set when OverCurrentIndicator changes. Writing 1 clears this bit. Writing 0 has no effect.
[16]	LPSC	<ul> <li>(Read) LocalPowerStatusChange</li> <li>Not supported. Always read 0.</li> <li>(Write) SetGlobalPower</li> <li>Write 1 issues a SetGlobalPower command to the ports. Writing a 0 has no effect.</li> </ul>
[15]	DRWE	<pre>(Read) DeviceRemoteWakeupEnable This bit enables ports' ConnectStatusChange as a remote wakeup event. 0 = Disabled 1 = Enabled (Write) SetRemoteWakeupEnable Writing 1 sets DeviceRemoteWakeupEnable. Writing 0 has no effect.</pre>
[14]	PDWKS2	<ul> <li>(Read) Port2 Power Down Wakeup Interrupt Status</li> <li>This bit is set when there is any non-idle signal on D+/D- bu of port2 if system PD bit is set and USB host controller enters suspend state. It indicates system exits from power down mode. It also generates an interrupt.</li> <li>(Write) Clear Port2 Power Down Wakeup Interrupt Status</li> <li>Writing 1 to clear port2 Power Down Wakeup Status</li> </ul>

Continued

BITS		DESCRIPTION
[13]	PDWKS1	<ul> <li>(Read) Port1 Power Down Wakeup Interrupt Status</li> <li>This bit is set when there is any non-idle signal on D+/D- bu of port1 if system PD bit is set and USB host controller enters suspend state. It indicates system exits from power down mode. It also generates an interrupt.</li> <li>(Write) Clear Port1 Power Down Wakeup Interrupt Status</li> <li>Writing 1 to clear port1 Power Down Wakeup Status</li> </ul>
[12:2]	Reserved	Reserved. Read/Write 0's
[1]	OVRCI	OverCurrentIndicator This bit reflects the state of the OVRCUR pin. This field is only valid if NoOverCurrentProtection and OverCurrentProtectionMode are cleared. 0 = No over-current condition 1 = Over-current condition
[0]	LOPS	<ul> <li>(Read) LocalPowerStatus</li> <li>Not Supported. Always reads 0.</li> <li>(Write) ClearGlobalPower</li> <li>Writing a 1 issues a ClearGlobalPower command to the ports. Writing a 0 has no effect.</li> </ul>

#### Host Controller Root Hub Port Status [1][2]

This register is reset by the USBRESET state.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
HcRhPortStatus [1]	0xFFF0_5054	R/W	Host Controller Root Hub Port Status [1]	0x0000_0000
HcRhPortStatus [2]	0xFFF0_5058	R/W	Host Controller Root Hub Port Status [2]	0x0000_0000

23	22 Reserved	21	20 PRSC	served 19 POCIC	18 PSSC	17 PESC	16 CSC
15	14	13	12	11	10	9	8
(0) 1	200x		served			LSDA	PPS
7	6 Reserved	5	4 SPR	3 CPS	2 SPS	1 SPE	0 DRI

	BITS		DESCRIPTION
	[31:21]	Reserved	Reserved. Read/Write 0's
			PortResetStatusChange
	[20]	PRSC	This bit indicates that the port reset signal has completed. 0 = Port reset is not complete. 1 = Port reset is complete.
			PortOverCurrentIndicatorChange
	[19]	POCIC	This bit is set when <b>OverCurrentIndicator</b> changes. Writing a '1' clears this bit Writing a '0' has no effect.
			PortSuspendStatusChange
	[18]	PSSC	This bit indicates the completion of the selective resume sequence for the port. 0 = Port is not resumed. 1 = Port resume is complete.
			PortEnableStatusChange
	[17]	PESC	This bit indicates that the port has been disabled due to a hardware event (cleared <b>PortEnableStatus</b> ). 0 = Port has not been disabled. 1 = PortEnableStatus has been cleared.
			ConnectStatusChange
[16]	[16]	CSC	This bit indicates a connect or disconnect event has been detected. Writing a '1' clears this bit. Writing a '0' has no effect. 0 = No connect/disconnect event. 1 = Hardware detection of connect/disconnect event.
			Note: If DeviceRemoveable is set, this bit resets to '1'.
	[15:10]	Reserved	Reserved. Read/Write 0's
			(Read) LowSpeedDeviceAttached
N.	[9]	LSDA	This bit defines the speed (and bud idle) of the attached device. It is only valid when <b>CurrentConnectStatus</b> is set. 0 = Full Speed device 1 = Low Speed device
-2	00.		(Write) ClearPortPower
	Ser an		Writing a '1' clears PortPowerStatus. Writing a '0' has no effect
2	2 73	K	(Read) PortPowerStatus
X	[8]	1 PPS	This bit reflects the power state of the port regardless of the power switching mode. 0 = Port power is off. 1 = Port power is on.
	(		Note: If <b>NoPowerSwitching</b> is set, this bit is always read as '1'.
			(Write) SetPortPower
		"Ash	Writing a '1' sets <b>PortPowerStatus</b> . Writing a '0' has no effect.
	[7:5]	Reserved	Reserved. Read/Write 0's

Continued.

BITS		DESCRIPTION					
		(Read) PortResetStatus					
[4]	SPR	0 = Port reset signal is not active. 1 = Port reset signal is active.					
		(Write) SetPortReset					
		Writing a '1' sets PortResetStatus. Writing a '0' has no effect.					
		(Read) PortOverCurrentIndicator					
[3]	CPS	<ul> <li>table of none-2 supports global over-current reporting. This bit reflects the state of the OVRCUR pin dedicated to this port. This field is only valid if</li> <li>NoOverCurrentProtection is cleared and OverCurrentProtectionMode is set.</li> <li>0 = No over-current condition</li> <li>1 = Over-current condition</li> </ul>					
		(Write) ClearPortSuspend					
		Writing a '1' initiates the selective resume sequence for the port. Writing a '0' has no effect.					
		(Read) PortSuspendStatus					
[2]	SPS	0 = Port is not suspended 1 = Port is selectively suspended					
		(Write) SetPortSuspend					
		Writing a '1' sets <b>PortSuspendStatus</b> . Writing a '0' has no effect.					
		(Read) PortEnableStatus					
[1]	SPE	0 = Port disabled. 1 = Port enabled.					
		(Write) SetPortEnable					
		Writing a '1' sets PortEnableStatus. Writing a '0' has no effect.					
		(Read) CurrentConnectStatus					
		0 = No device connected. 1 = Device connected.					
[0]	DRM	NOTE: If DeviceRemoveable is set (not removable) this bit is always '1'.					
S2		(Write) ClearPortEnable					
-2-		Writing '1' a clears PortEnableStatus. Writing a '0' has no effect.					

- 190 -

#### **USB Operational Mode Enable Register**

This register selects which operational mode is enabled. Bits defined as write-only are read as 0's.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
OperationalModeEnable	0xFFF0_5204	R/W	USB Operational Mode Enable Register	0x0000_0000

30	29	28	27	26	25	24				
Reserved										
22	21	20	19	18	17	16				
Reserved										
14	13	12	11	10	9	8				
Reserved										
6	5	4	3	2	1	0				
Res	erved		OVRCUR	Rese	erved	DBREG				
	22 14 6	22 21 14 13	Re           22         21         20           Re         13         12           Reserved         6         5         4	Reserved       22     21     20     19       Reserved       14     13     12     11       Reserved       6     5     4     3	Reserved           22         21         20         19         18           Reserved           14         13         12         11         10           Reserved           6         5         4         3         2	Reserved       22     21     20     19     18     17       Reserved       14     13     12     11     10     9       Reserved       6     5     4     3     2     1				

Reserved SIEPD Reserved OVRCURP Reserved	Reserved. Read/write 0         SIE Pipeline Disable         When set, waits for all USB bus activity to complete prior to         returning completion status to the List Processor. This is a failsafe         mechanism to avoid potential problems with the clk_dr transition         between 1.5 MHz and 12 MHz.         Reserved. Read/write 0         OVRCURP (over current indicator polarity)         When the OVRCURP bit is clear, the OVRCUR non-inverted to         input into USB host controller. In contrast, when the OVRCURP bit         is set, the OVRCUR inverted to input into USB host controller.         Reserved. Read/write 0				
Reserved	<ul> <li>When set, waits for all USB bus activity to complete prior to returning completion status to the List Processor. This is a failsafe mechanism to avoid potential problems with the clk_dr transition between 1.5 MHz and 12 MHz.</li> <li>Reserved. Read/write 0</li> <li>OVRCURP (over current indicator polarity)</li> <li>When the OVRCURP bit is clear, the OVRCUR non-inverted to input into USB host controller. In contrast, when the OVRCURP bit is set, the OVRCUR inverted to input into USB host controller.</li> </ul>				
OVRCURP	<b>OVRCURP (over current indicator polarity)</b> When the OVRCURP bit is clear, the OVRCUR <b>non-inverted</b> to input into USB host controller. In contrast, when the OVRCURP bit is set, the OVRCUR <b>inverted</b> to input into USB host controller.				
	When the OVRCURP bit is clear, the OVRCUR <b>non-inverted</b> to input into USB host controller. In contrast, when the OVRCURP bit is set, the OVRCUR <b>inverted</b> to input into USB host controller.				
	input into USB host controller. In contrast, when the OVRCURP bit is set, the OVRCUR <b>inverted</b> to input into USB host controller.				
Reserved	Reserved. Read/write 0				
DBREG	<b>Data Buffer Region 16</b> When set, the size of the data buffer region is 16 bytes. Otherwise, the size is 32 bytes.				
	Publication Release Date: November 23, 201. - 191 - Revision A				

### nuvoton

#### 6.8 **USB Device Controller**

The USB controller interfaces the AHB bus and the USB bus. The USB controller contains both the AHB master interface and AHB slave interface. CPU programs the USB controller through the AHB slave interface. For IN or OUT transfer, the USB controller needs to write data to memory or read data from memory through the AHB master interface. The USB controller also contains the USB transceiver to interface the USB.

#### **USB Endpoints** 6.8.1

It consists of four endpoints, designated EP0, EPA, EPB and EPC. Each is intended for a particular use as described below:

EP0: the default endpoint uses control transfer (In/Out) to handle configuration and control functions required by the USB specification. Maximum packed size is 16 bytes.

EPA: designed as a general endpoint. This endpoint could be programmed to be an Interrupt IN endpoint or an Isochronous IN endpoint or a Bulk In endpoint or Bulk OUT endpoint.

EPB: designed as a general endpoint. This endpoint could be programmed to be an Interrupt IN endpoint or an Isochronous IN endpoint or a Bulk In endpoint or Bulk OUT endpoint.

EPC: designed as a general endpoint. This endpoint could be programmed to be an Interrupt IN endpoint or an Isochronous IN endpoint or a Bulk In endpoint or Bulk OUT endpoint.

#### 6.8.2 Standard Device Request

The USB controller has built-in hard-wired state machine to automatically respond to USB standard device request. It also supports to detect the class and vendor requests. For Get Descriptor request and Class or Vendor command, the firmware will control these procedures.

#### 6.8.3 **USB** Device Register Description

#### USB Control Register (USB CTL)

REGISTER ADDRESS					DESCRI	PTION		RES	SET VALUE	
USB_CTL	0xF	FF0_6000	R/W	USB c	ontrol register	ſ		0x00	000_0000	
									1	
31	30	29		28	27	26	2	5	24	
Reserved										
23	22	21		20	19	18	1	7	16	
Reserved										
15	14	13		12	11	10	g	)	8	
0	the start	Sn		Res	erved					
7	6	5		4	3	2	1		0	
CCMD	VCMD	SIE_RCV	SU	S_TST	RWU_EN	SUSP	USB_	RST	USB_EN	
		O COL	12,0°	ð	Pub - 192 -	lication Relea	ase Date	e: Nove	mber 23, 2013 Revision A3	



BITS	DESCRIPTIONS							
[31:8]		Reserved						
[7]	CCMD	USB Class Command Decode Control Enable 0: Disable, the H/W circuit doesn't need to decode USB class command It will return a stall status when it received a USB Class Command. 1: Enable, the H/W circuit decodes USB class command. It will assert ar interrupt event when it received a USB Class Command.						
[6]	VCMD	<ul> <li>USB Vendor Command Decode Enable</li> <li>0: Disable, the H/W circuit doesn't need to decode USB vendo command. It will return a stall status when it received a USB Vendo Command.</li> <li>1: Enable, the H/W circuit decodes USB vendor command. It will asser an interrupt event when it received a USB Vendor Command.</li> </ul>						
[5]	SIE_RCV	USB SIE Differential RCV Source 0: RCV generated by the SIE 1: RCV generated by the USB transceiver						
[4]	SUS_TST	USB Suspend Accelerate Test 0: Normal Operation 1: USB Suspend Accelerate Test (Only for Test)						
[3]	RWU_EN	USB Remote Wake-up Enable 0: Disable USB Remote Wake-Up Detect 1: Enable USB Remote Wake-Up Detect						
[2]	SUSP	USB Suspend Detect Enable 0: Disable USB Suspend Detect 1: Enable USB Suspend Detect						
[1]	USB_RST	USB Engine Reset 0: Normal operation 1: Reset USB Engine						
[0]	USB_EN	USB Engine Enable 0: disable USB Engine 1: enable USB Engine Note: set this bit to "0", the device is absent from host. After set this bit to "1", the host will detect a device attached.						

#### USB Class or Vendor command Register (USB\_CVCMD)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USB_CVCMD	0xFFF0_6004	R/W	USB class or vendor command register	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
	Reserved			CVI_LG						

BITS	DESCRIPTIONS						
[31:5]		Reserved					
[4:0]	CVI_LG	Byte Length for Class and Vendor Command and Get Descriptor Return Data Packet					

### USB Interrupt Enable Register (USB\_IE)

	REGISTER	ADDRES	SS	R/W	DESCRIPTION				RESET VALUE		
	USB_IE	0xFFF0_60	0xFFF0_6008 F		USB interro	USB interrupt enable register				0x0000_0000	
		•									
	31	30	2	9	28	27	26		25	24	
	Reserved										
	23	22	2	!1	20	19	18		17	16	
Reserved											
	15	14	1	3	12	11	10		9	8	
	RUM_CLKI	RST_ENDI	USB	_CGI	USB_BTI	CVSI	CDII	С	DOI	VENI	
	7	6	Ę	5	4	3	2		1	0	
	CLAI	GSTRI	GC	FGI	GDEVI	ERRI	RUMI	S	USI	RSTI	

- 194 -

BITS	5	DESCRIPTIONS					
[31:16]		Reserved					
[15]	RUM_CLKI	Interrupt enable for RESUME (for clock is stopped) 0: Disable 1: Enable					
[14]	RST_ENDI	Interrupt enable for USB reset end 0: Disable 1: Enable					
[13]	USB_CGI	Interrupt Enable for Device Configured 0: Disable 1: Enable Note: the interrupt occurs when device configured or dis-configured					
[12]	USB_BTI	Interrupt Enable for USB Bus Transition 0: Disable 1: Enable					
[11]	CVSI	Interrupt Enable Control for Status Phase of Class or Vendor Command 0: Disable 1: Enable					
[10]	CDII	Interrupt Enable Control for Data-In of Class or Vendor Command 0: Disable 1: Enable					
[9]	CDOI	Interrupt Enable Control for Data-Out of Class or Vendor Command 0: Disable 1: Enable					
[8]	VENI	Interrupt Enable Control for USB Vendor Command 0: Disable 1: Enable					
[7]	CLAI	Interrupt Enable Control for USB Class Command 0: Disable 1: Enable					
[6]	GSTRI	Interrupt Enable Control for USB Get_String_Descriptor Command 0: Disable 1: Enable					
[5]	GCFGI	Interrupt Enable Control for USB Get_Configuration_Descriptor Command 0: Disable 1: Enable					

Continued.

BITS		DESCRIPTIONS					
[4]	GDEVI	Interrupt Enable Control for USB Get_Device_Descriptor Command 0: Disable 1: Enable					
[3]	ERRI	Interrupt Enable Control for USB Error Detect 0: Disable 1: Enable					
[2]	RUMI	Interrupt Enable Control for USB Resume Detect 0: Disable 1: Enable					
[1]	SUSI	Interrupt Enable Control for USB Suspend Detect 0: Disable 1: Enable					
[0]	RSTI	Interrupt Enable Control for USB Reset Command Detect 0: Disable 1: Enable					

#### USB Interrupt status Register (USB\_IS)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USB_IS	0xFFF6_000C	R	USB interrupt status register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22         21         20         19         18         17         16								
SP.	Reserved								
15	14	13	12	11	10	9	8		
RUM_CLKS	RSTENDS	USB_CGS	USB_BTS	CVSS	CDIS	CDOS	VENS		
7	6	5	4	3	2	1	0		
CLAS	GSTRS	GCFGS	GDEVS	ERRS	RUMS	SUSS	RSTS		
Publication Release Date: November 23, 2013 - 196 -									

BITS		DESCRIPTIONS
[31:16]		Reserved
[15]	RUM_CLKS	Interrupt status for RESUME (for clock is stopped) 0: No Interrupt Generated 1: Interrupt Generated
[14]	RSTENDS	Interrupt status for USB reset end 0: No Interrupt Generated 1: Interrupt Generated
[13]	USB_CGS	Interrupt Status for USB Device Configured 0: No Interrupt Generated 1: Interrupt Generated(configured and dis-configured)
[12]	USB_BTS	Interrupt Status for USB Bus Transition 0: No Interrupt Generated 1: Interrupt Generated
[11]	CVSS	Interrupt Status for Status Phase of Class or Vendor Command 0: No Interrupt Generated 1: Interrupt Generated
[10]	CDIS	Interrupt Status for Data-In of Class or Vendor Command 0: No Interrupt Generated 1: Interrupt Generated
[9]	CDOS	Interrupt Status for Data-Out of Class or Vendor Command 0: No Interrupt Generated 1: Interrupt Generated
[8]	VENS	Interrupt Status for USB Vendor Command 0: No Interrupt Generated 1: Interrupt Generated
[7]	CLAS	Interrupt Status for USB Class Command 0: No Interrupt Generated 1: Interrupt Generated

Continued.

BITS		DESCRIPTIONS
[6]	GSTRS	Interrupt Status for USB Get_String_Descriptor Command 0: No Interrupt Generated 1: Interrupt Generated
[5]	GCFGS	Interrupt Status for USB Get_Configuration_Descriptor Command 0: No Interrupt Generated 1: Interrupt Generated
[4]	GDEVS	Interrupt Status for USB Get_Device_Descriptor Command 0: No Interrupt Generated 1: Interrupt Generated
[3]	ERRS	Interrupt Status for USB Error Detect 0: No Interrupt Generated 1: Interrupt Generated
[2]	RUMS	Interrupt Status for USB Resume Detect 0: No Interrupt Generated 1: Interrupt Generated
[1]	SUSS	Interrupt Status for USB Suspend Detect 0: No Interrupt Generated 1: Interrupt Generated
[0]	RSTS	Interrupt Status for USB Reset Command Detect 0: No Interrupt Generated 1: Interrupt Generated

### USB Interrupt Status Clear (USB\_IC)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USB_IC	0xFFF6_0010	R/W	USB interrupt status clear register	0x0000_0000
ST	b Co.			
			Publication Release Da	
			Publication Release Da - 198 -	te: November 23, 2013 Revision A3

			100					
30	29	28	27	26	25	24		
Reserved								
22	21	20	19	18	17	16		
Reserved								
14	13	12	11	10	9	8		
RSTENDC	USB_CGC	USB_BTC	CVSC	CDIC	CDOC	VENC		
6	5	4	3	2	1	0		
GSTRC	GCFGC	GDEVC	ERRC	RUMC	SUSC	RSTC		
	22 14 RSTENDC 6	22 21 14 13 RSTENDC USB_CGC 6 5	Reserved           22         21         20           Reserved         Reserved           14         13         12           RSTENDC         USB_CGC         USB_BTC           6         5         4	Reserved           22         21         20         19           Reserved         Reserved         19           14         13         12         11           RSTENDC         USB_CGC         USB_BTC         CVSC           6         5         4         3	Reserved         Reserved           22         21         20         19         18           Reserved           14         13         12         11         10           RSTENDC         USB_CGC         USB_BTC         CVSC         CDIC           6         5         4         3         2	Reserved         Reserved           22         21         20         19         18         17           Reserved           14         13         12         11         10         9           RSTENDC         USB_CGC         USB_BTC         CVSC         CDIC         CDOC           6         5         4         3         2         1		

	BITS		DESCRIPTIONS
	[31:16]		Reserved
	[15]	RUM_CLKC	Interrupt status clear for RESUME (for clock is stopped) 0: NO Operation 1: Clear Interrupt Status
	[14]	RSTENDC	Interrupt status clear for USB reset end 0: NO Operation 1: Clear Interrupt Status
	[13]	USB_CGC	Interrupt Status Clear for USB Device Configured 0: NO Operation 1: Clear Interrupt Status
	[12]	USB_BTC	Interrupt Status Clear for USB Bus Transition 0: NO Operation 1: Clear Interrupt Status
	[11]	CVSC	Interrupt Status Clear for Status Phase of Class or Vendor Command 0: NO Operation 1: Clear Interrupt Status
	[10]	CDIC	Interrupt Status Clear for Data-In of Class or Vendor Command 0: NO Operation 1: Clear Interrupt Status
	[9]	CDOC	Interrupt Status Clear for Data-Out of Class or Vendor Command 0: NO Operation 1: Clear Interrupt Status

Continued.

BITS		DESCRIPTIONS
[8]	VENC	Interrupt Status Clear for USB Vendor Command 0: NO Operation 1: Clear Interrupt Status
[7]	CLAC	Interrupt Status Clear for USB Class Command 0: NO Operation 1: Clear Interrupt Status
[6]	GSTRC	Interrupt Status Clear for USB Get_String_Descriptor Command 0: NO Operation 1: Clear Interrupt Status
[5]	GCFGC	Interrupt Status Clear for USB Get_Configuration_Descriptor Command 0: NO Operation 1: Clear Interrupt Status
[4]	GDEVC	Interrupt Status Clear for USB Get_Device_Descriptor Command 0: NO Operation 1: Clear Interrupt Status
[3]	ERRC	Interrupt Status Clear for USB Error Detect 0: NO Operation 1: Clear Interrupt Status
[2]	RUMC	Interrupt Status Clear for USB Resume Detect 0: NO Operation 1: Clear Interrupt Status
[1]	SUSC	Interrupt Status Clear for USB Suspend Detect 0: NO Operation 1: Clear Interrupt Status
[0]	RSTC	Interrupt Status Clear for USB Reset Command Detect 0: NO Operation 1: Clear Interrupt Status

### USB Interface and String Register (USB\_IFSTR)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USB_IFSTR	0xFFF06014	R/W	USB interface and string register	0x0000_0000
			Publication Release Date - 200 -	: November 23, 2013 Revision A3

31	30	29	28	27	26	25	24
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
		Rese	rved	X	SAX 3	STR6_EN	STR5_EN
7	6	5	4	3	2	1	0
STR4_EN	STR3_EN	STR2_EN	STR1_EN	INF4_EN	INF3_EN	INF2_EN	INF1_EN

	BITS		DESCRIPTIONS				
	[31:10]		Reserved				
	[9]	STR6_EN	USB String Descriptor-6 Control 0: Disable 1: Enable				
	[8]	STR5_EN	USB String Descriptor-5 Control 0: Disable 1: Enable				
	[7]	STR4_EN	USB String Descriptor-4 Control 0: Disable 1: Enable				
	[6]	STR3_EN	USB String Descriptor-3 Control 0: Disable 1: Enable				
	[5]	STR2_EN	USB String Descriptor-2 Control 0: Disable 1: Enable				
	[4]	STR1_EN	USB String Descriptor-1 Control 0: Disable 1: Enable				
			Publication Release Date: November 23, 2013 - 201 - Revision A3				

Continued.

BITS		DESCRIPTIONS
[3]	INF4_EN	USB Interface-4 Control 0: Disable 1: Enable
[2]	INF3_EN	USB Interface-3 Control 0: Disable 1: Enable
[1]	INF2_EN	USB Interface-2 Control 0: Disable 1: Enable
[0]	INF1_EN	USB Interface-1 Control 0: Disable 1: Enable

### USB Control transfer-out port 0 (USB\_ODATA0)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USB_ODATA0	0xFFF06018	R	USB control transfer-out port 0 register	0x0000_0000

1000	31	30	29	28	27	26	25	24			
-Xer				ODA	TA0						
n	23	22	21	20	19	18	17	16			
ODATA0											
	9	8									
N N	228.			ODA	TA0						
	7	6	5	4	3	2	1	0			
	SS	F/a		ODA	TA0						
	0	2.00									

BITS		DESCRIPTIONS						
[31:0]	ODATA0	Control Transfer-out data 0						
		- 202 -	Publication Release Date: November 23, 2013 Revision A3					

REGISTE	R	ADD	RESS	R/W		DESCR	RESET VALUE		
USB_ODA	TA1 0xFFF0601C			R	USB cc	ontrol transfe	0x0000_0000		
31		30 29			28	27	26	25	24
ODATA1									
23		22 21			20	19	18	17	16
					ODA	ATA1	Q	5.4	0
15		14	13		12	11	10	9	8
					ODA	TA1		200	25
7		6	5		4	3	2	1	0
					ODA	TA1			YON C
									CARA N

### USB Control transfer-out port 1 (USB ODATA1)

BITS		DESCRIPTIONS	
[31:0]	ODATA1	Control Transfer-out data 1	0

#### USB Control transfer-out port 2 (USB\_ODATA2)

REGISTE	R	ADD	RESS	R/W		DESCRI	PTION		RES	SET VALUE
USB_ODA	0xFFI	F06020	R	USB control transfer-out port 2 register				0x0000_0000		
31 30 29			29		28	27	26	2	5	24
					ODA	TA2				
23 22			21		20	19	18	1	7	16
N. Sal					ODA	TA2				
15		14	13		12	11	10	Ś	9	8
e s	6.				ODA	TA2				
7		6	5		4	3	2		1	0
- U	2.4	2)~			ODA	TA2				
2	da	N(CA								

BITS		DESCRIPTIONS
[31:0]	ODATA2	Control Transfer-out data 2
	0	2.0
		Publication Release Date: November 23, 2013 - 203 - Revision A3

					-				1	
REGISTE	REGISTER ADDRESS			R/W	DESCRIPTION					SET VALUE
USB_ODAT	USB_ODATA3 0xFFF0602			R	USB co	USB control transfer-out port 3 register 0x				
						~~~	- ZNL			
31		30			28	27	26	25	5	24
ODATA3										
23		22	22 21		20	19	18	17	,	16
					ODA	TA3	-0	54	10	
15		14	13		12	11	10	9		8
					ODA	TA3		100	2	2
7		6	5		4	3	2	2 1		0
					ODA	TA3		•	Y	3.00
										7.01

### USB Control transfer-out port 3 (USB\_ODATA3)

BITS		DESCRIPTIONS
[31:0]	ODATA3	Control Transfer-out data 3

#### USB Control transfer-in data port0 Register (USB\_IDATA0)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE	
USB_IDATA0	0xFFF06028	R/W	USB transfer-in data port0 register	0x0000_0000	

31	30	29	28	27	26	25	24			
			IDA	TA0						
23	22	21	20	19	18	17	16			
IDATA0										
15	14	13	12	11	10	9	8			
AX.			IDA	TA0						
7	6	5	4	3	2	1	0			
169/	E.		IDA	TA0						

BITS		DESCRIPTIONS
[31:6]	IDATA0	Control transfer-in data0

- 204 -

REGISTE	R	ADD	RESS	R/W		DESCRIPTION RESET V				
USB_IDAT	USB_IDATA1 0xFFF0602C		R/W	USB c	ontrol transf	er-in data port	1	0x0000_0000		
							2. 26.			
31		30	30 29		28	27	26	2	5	24
IDATA1										
23		22	21		20	19	18	1	7	16
					IDA	TA1	Ŷ	5.4	20 -	
15		14	13		12	11	10	ç	)	8
					IDA	TA1		26	er.	2
7		6	6 5		4	3	2			0
					IDA	TA1			Y	3.40
IDATAT										

### USB Control transfer-in data port 1 Register (USB\_IDATA1)

BITS		DESCRIPTIONS
[31:6]	IDATA1	Control transfer-in data1

### USB Control transfer-in data port 2 Register (USB\_IDATA2)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USB_IDATA2	0xFFF06030	R/W	USB control transfer-in data port 2	0x0000_0000

31	30	29	28	27	26	25	24				
	IDATA2										
23	22	21	20	19	18	17	16				
SPP	IDATA2										
15	14	13	12	11	10	9	8				
CAN.	IDATA2										
7	6	5	4	3	2	1	0				
S	Ta		IDA	TA2							
	200										

BITS	DESCRIPTIONS			
[31:6]	IDATA2	Control transfer-in data2		

### USB Control transfer-in data port 3 Register (USB\_IDATA3)

REGISTE	R	ADDRESS		R/W	DESCRIPTION				RESET VALUE	
USB_IDATA	43	0xFFF06034		R/W	USB co	USB control transfer-in data port 3			0x0000_0000	
31		30	29		28	27	26	2	5	24
IDATA3										
23		22	21		20	19	18	1	7	16
IDATA3										
15		14	13		12	11	10	ę	9	8
					IDA	TA3	Y	25		
7		6	5		4	3	2		1	0
	IDATA3									

BITS		DESCRIPTIONS
[31:6]	IDATA3	Control transfer-in data3

### USB SIE Status Register (USB\_SIE)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USB_SIE	0xFFF06038	R	USB SIE status Register	0x0000_0000

	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
4000	Reserved									
7	6	5	4	3	2	1	0			
2.8		Rese	erved			USB_DPS	USB_DMS			
Publication Release Date: November 23, 201. - 206 -										

BITS	DESCRIPTIONS						
[31:2]		Reserved					
[1]	USB_DPS	USB Bus D+ Signal Status 0: USB Bus D+ Signal is low 1: USB Bus D+ Signal is high					
[0]	USB_DMS	USB Bus D- Signal Status 0: USB Bus D- Signal is low 1: USB Bus D- Signal is high					

### USB Engine Register (USB\_ENG)

REGISTE	R	ADD	ADDRESS R/W		DESCF		RESET VALUE				
USB_ENG		0xFFF	0603C	R/W	USB Engine Register				R/W USB Engine Register 0x0		0x000_0000
									N. Da		
31		30	29	2	28	27	26	25	24		
Reserved											
23		22	21	2	20	19	18	17	16		
					Re	eserved					
15		14	13	1	2	11	10	9	8		
	Reserved										
7		6	5		4	3	2	1	0		
		Rese	erved	·		SDO_RD	CV_LDA	CV_ST	L CV_DAT		

BITS	DESCRIPTIONS					
[31:4]		Reserved				
[3]	SDO_RD	Setup or Bulk-Out Data Read Control 0: NO Operation 1: Read Setup or Bulk-Out Data from USB Host NOTE: this bit will auto clear after 32 HCLK				
[2]	CV_LDA	USB Class and Vendor Command Last Data Packet Control 0: NO Operation 1: Last Data Packet for Data Input of Class and Vendor Comman NOTE: this bit will auto clear after 32 HCLK				

- 207 -

Continued.

BITS		DESCRIPTIONS
[1]	CV_STL	USB Class and Vendor Command Stall Control 0: NO Operation 1: Return Stall for Class and Vendor Command NOTE: this bit will auto clear after 32 HCLK
[0]	CV_DAT	<ul> <li>USB Class and Vendor Command return data control</li> <li>0: NO Operation</li> <li>1: The Data Packet for Data Input of Class and Vendor Command or Get Descriptor command is ready.</li> <li>NOTE: this bit will auto clear after 32 HCLK</li> </ul>

### USB Control Register (USB\_CTLS)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USB_CTLS	0xFFF06040	R	USB control transfer status register	0x0000_0000

	-							
	31	30	29	28	27	26	25	24
				Rese	erved			
	23	22	21	20	19	18	17	16
				Rese	erved			
	15	14	13	12	11	10	9	8
1000				CO	NF			
- Alton	7	6	5	4	3	2	1	0
n		Reserved				CTLRPS		
Why?								
- D	ITS			DI	SCRIPTION	S		
X	[04:40]	94C	Decerved					

ITS		DESCRIPTIONS						
[31:16]	No.	Reserved						
[15:8]	CONF	USB configured value						
[7:5]	B.C.	Reserved						
[4:0]	CTLRPS	Control transfer received packet size						
	NO.	Publication Release Date: November 23, 2013 - 208 - Revision A3						

#### USB Configured Value Register (USB\_CONFD)


REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USB_CONFD	0xFFF06044	R/W	USB Configured Value register	0x0000_0000

31	30	29	28	27	26	25	24				
Reserved											
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
			Rese	erved		No.	0				
7	6	5	4	3	2	1	0				
	CONFD										

BITS		DESCRIPTIONS					
[31:8]		Reserved					
[7:0]	CONFD	Software configured value					

### USB Endpoint A Information Register (EPA\_INFO)

REGISTER	ADDR	ESS	R/W		DESCRIP	TION		RES	ET VALUE
EPA_INFO	0xFFF0	6048	R/W	USB end	USB endpoint A information register		ter	0x0000_0000	
31	30	29		28	27	26	2	25	24
Reserved	EPA_	TYPE		EPA_DIR	Rese	erved		EPA_	MPS
23	22	21		20	19	18	1	7	16
2	2	•		EPA_N	MPS				
15	14	13	5	12	11	10		9	8
S	EPA	_ALT			EPA_INF				
7	6	5		4	3	2		1	0
3	EPA_	CFG			EPA_NUM				
	ALC:	0	202	2	Publ. 209 -	ication Releas	e Date	: Nover	nber 23, 2013 Revision A3



BITS		DESCRIPTIONS
[31]		Reserved
[30:29]	EPA_TYPE	Endpoint A type 00: reserved 01: bulk 10: interrupt 11: isochronous
[28]	EPA_DIR	Endpoint A direction 0: OUT 1: IN
[27:26]		Reserved
[25:16]	EPA_MPS	Endpoint A max. packet size
[15:12]	EPA_ALT	Endpoint A alternative setting (READ ONLY)
[11:8]	EPA_INF	Endpoint A interface
[7:4]	EPA_CFG	Endpoint A configuration
[3:0]	EPA_NUM	Endpoint A number

### USB Endpoint A Control Register (EPA\_CTL)

REGISTE	ER AD	DRESS	R/W	,	DESCRIP	ΓΙΟΝ	RESE	ET VALUE
EPA_CTL	0xFF	F0604C	R/W	USB endp	point A contr	ol register	0x000	0_000
31	30	2	9	28	27	26	25	24
				Reserv	red			
23	22	2	1	20	19	18	17	16
200				Reserv	ved			
15	14	1	3	12	11	10	9	8
Val	20	ľ		Reserv	Reserved			
7	6	5	5	4	3	2	1	0
Reserved	EPA_ZER	O EPA_S	L_CLR	EPA_THRE	EPA_STL	EPA_RDY	EPA_RST	EPA_EN
	N AN		100	- 2	Public 10 -	cation Release	e Date: Novem	iber 23, 2013 Revision A3

BITS		DESCRIPTIONS
[31:6]		Reserved
[6]	EPA_ZERO	Send zero length packet to HOST
[5]	EPA_STL_CLR	CLEAR the Endpoint A stall(WRITE ONLY)
[4]	EPA_THRE	<ul> <li>Endpoint A threshold (only for ISO)</li> <li>1: once available space in FIFO over 16 bytes, DMA accesses memory</li> <li>0: once available space in FIFO over 32 bytes, DMA accesses memory</li> </ul>
[3]	EPA_STL	Set the Endpoint A stall
[2]	EPA_RDY	The memory is ready for Endpoint A to access
[1]	EPA_RST	Endpoint A reset
[0]	EPA_EN	Endpoint A enable

#### USB Endpoint A interrupt enable Register (EPA\_IE)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPA_IE	0xFFF06050	R/W	USB endpoint A Interrupt Enable register	0x0000_0000

31	30	29	28	27	26	25	24
1			Re	eserved			
23	22	21	20	19	18	17	16
Y			Re	eserved			
15	14	13	12	11	10	9	8
S.	Sec.		Re	eserved			
7	6	5	4	3	2	1	0
Re	served	EPA_CF_IE	EPA_BUS_ERR_IE	EPA_DMA_IE	EPA_ALT_IE	EPA_TK_IE	EPA_STL_IE

BITS	DESCRIPTIONS				
[31:6]		Reserved			
[5]	EPA_CF_IE	Endpoint A clear feature interrupt enable			
[4]	EPA_BUS_ERR_IE	Endpoint A system bus error interrupt enable			
[3]	EPA_DMA_IE	Endpoint A DMA transfer complete interrupt enable			
[2]	EPA_ALT_IE	Endpoint A alternate setting interrupt enable			
[1]	EPA_TK_IE	Endpoint A token input interrupt enable			
[0]	EPA_STL_IE	Endpoint A stall interrupt enable			

#### USB Endpoint A Interrupt Clear Register (EPA\_IC)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPA_IC	0xFFF06054	W	USB endpoint A interrupt clear register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
Reser	ved	EPA_CF_IC	EPA_BUS_ERR_IC	EPA_DMA_IC	EPA_ALT_IC	EPA_TK_IC	EPA_STL_IC

				-		
BITS		DESCRIPTIONS				
[31:6]		Reserved				
[5]	EPA_CF_INT_IC	Endpoint A clear	feature inter	rupt clear		
[4]	EPA_BUS_ERR_IC	Endpoint A syste	m bus error	interrupt clea	r	
[3]	EPA_DMA_IC	Endpoint A DMA	transfer con	nplete interru	pt clear	
[2]	EPA_ALT_IC	Endpoint A alterr	nate setting i	nterrupt clear		
[1]	EPA_TK_IC	Endpoint A toker	n input interru	upt clear		
[0]	EPA_STL_IC	Endpoint A stall i	nterrupt clea	r		

- 212 -

USB Endpoint A Interrupt Status Register (EPA\_IS)

REGISTER	२	AD	DRESS	R/W		DESCRIPTION				RESET VALUE	
EPA_IS		0xFI	FF06058 R		USB end	USB endpoint A interrupt status register			0x0000_0000		
						MAX &					
31	30	)	29		28	27	26	2	5	24	
					Rese	erved	LAX.				
23	22	2	21		20	19	18	1	7	16	
					Rese	erved	Sys.	50	10		
15	14	1	13		12	11	10	ç	9	8	
					Rese	erved	1	2	S	h	
7	6		5		4	3	2		1	0	
Reserv	red		EPA_CF_IS	EPA_	_BUS_ERR_IS	EPA_DMA_IS	EPA_ALT_IS	EPA_	TK_IS	EPA_STL_IS	

BITS		DESCRIPTIONS
[31:6]		Reserved
[5]	EPA_CF_IS	Endpoint A clear feature interrupt status
[4]	EPA_BUS_ERR_IS	Endpoint A system bus error interrupt status
[3]	EPA_DMA_IS	Endpoint A DMA transfer complete interrupt status
[2]	EPA_ALT_IS	Endpoint A alternative setting interrupt status
[1]	EPA_TK_IS	Endpoint A token interrupt status
[0]	EPA_STL_IS	Endpoint A stall interrupt status

### USB Endpoint A Address Register (EPA\_ADDR)

REGISTER	ADDRESS	R/W	DESC	RIPTION	RESET VALUE
EPA_ADDR	0xFFF0605C	R/W	USB endpoint A a	ddress register	0x0000_0000
A LON	A				
			Р	ublication Release Date	: November 23, 2013
			- 213 -	abrication Release Date	Revision A3

31	30	29	28	27	26	25	24	
	EPA_ADDR							
23	22	21	20	19	18	17	16	
			EPA_	ADDR	2 Miles			
15	14	13	12	11	10	9	8	
	EPA_ADDR							
7	6	5	5 4 3 2 1 0					
			EPA_	ADDR	Q	2.40		

BITS		DESCRIPTIONS
[31:0]	EPA_ADDR	Endpoint A transfer address

### USB Endpoint A transfer length Register (EPA\_LENTH)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPA_LENTH	0xFFF06060	R/W	USB endpoint A transfer length register	0x0000_0000

31	30	29	28	27	26	25	24		
			Rese	erved					
23	22	21	20	19	18	17	16		
	Rese	erved		EPA_LENTH					
15	14	13	12	11	10	9	8		
			EPA_L	ENTH					
7	6	5	4	3	2	1	0		
a the			EPA_L	ENTH					

BITS		DESCRIPTIONS
[31:20]	200	Reserved
[19:0]	EPA_LENTH	Endpoint A transfer length

- 214 -

### USB Endpoint B Information Register (EPB\_INFO)

REGISTER	ADDR	ESS	R/W		DESCRIPTION			RESET VALUE	
EPB_INFO	0xFFF06	6064	R/W	USB end	USB endpoint B information register			0x0000_0000	
					1 AM				
31	30	29		28	27	26	2	25	24
Reserved	EPB_	TYPE		EPB_DIR	Rese	erved		EPB_	MPS
23	22	21		20	19	18	1	7	16
				EPB_N	/IPS	1932	P's		
15	14	13	;	12	11	10		9	8
	EPB	_ALT				EPB	_INF	0	6
7	6	5		4	3	2		1	0
	EPB_	CFG				EPB_	NUM	32	0
<u> </u>								10	

BITS		DESCRIPTIONS	
[31]		Reserved	NY.
		Endpoint B type 00: reserved	4
[30:29]	EPB_TYPE	01: bulk 10: interrupt 11: isochronous	
[28]	EPB_DIR	Endpoint B direction 0: OUT 1: IN	
[27:26]		Reserved	
[25:16]	EPB_MPS	Endpoint B max. packet size	
[15:12]	EPB_ALT	Endpoint B alternative setting (READ ONLY)	
[11:8]	EPB_INF	Endpoint B interface	
[7:4]	EPB_CFG	Endpoint B configuration	
[3:0]	EPB_NUM	Endpoint B number	

- 215 -

### USB Endpoint B Control Register (EPB\_CTL)

REGISTE	R	ADD	RESS R/W		/W DESCRIPTION				RESET VALUE	
EPB_CTL	(	0xFFF(	06068	R/W	USB endp	USB endpoint B control register			0x000	0_000
					-	5 all				
31	3	30	29	)	28	27	26		25	24
					Reserv	ed	NY			
23	2	22	21		20	19	18		17	16
					Reserv	ed	5221	G	10	
15	1	14	13	5	12	11	10		9	8
					Reserv	ed	2	2	9	5
7	(	6	5		4	3	2		1	0
Reserved	EPB_	ZERO	EPB_STI	L_CLR	EPB_THRE	EPB_STL	EPB_RDY	EPE	B_RST	EPB_EN

BITS		DESCRIPTIONS
[31:7]		Reserved
[6]	EPB_ZERO	Send zero length packet back to HOST
[5]	EPB_STL_CLR	Clear the Endpoint B stall(WRITE ONLY)
[4]	EPB_THRE	<ul> <li>Endpoint B threshold (only for ISO)</li> <li>1: once available space in FIFO over 16 bytes, DMA accesses memory</li> <li>0: once available space in FIFO over 32 bytes, DMA accesses memory</li> </ul>
[3]	EPB_STL	Set the Endpoint B stall
[2]	EPB_RDY	The memory is ready for Endpoint B to access
[1]	EPB_RST	Endpoint B reset
[0]	EPB_EN	Endpoint B enable
[1]	EPB_RST	Endpoint B reset Endpoint B enable

### USB Endpoint B interrupt enable Register (EPB\_IE)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPB_IE	0xFFF0606C	R/W	USB endpoint B Interrupt Enable register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Rese	erved	EPB_CF_IE	EPB_BUS_ERR_IE	EPB_DMA_IE	EPB_ALT_IE	EPB_TK_IE	EPB_STL_IE		

		DESCRIPTIONS
[31:6]		Reserved
[5]	EPB_CF_IE	Endpoint B clear feature interrupt enable
[4]	EPB_BUS_ERR_IE	Endpoint B system bus error interrupt enable
[3]	EPB_DMA_IE	Endpoint B DMA transfer complete interrupt enable
[2]	EPB_ALT_IE	Endpoint B alternate setting interrupt enable
[1]	EPB_TK_IE	Endpoint B token input interrupt enable
[0]	EPB_STL_IE	Endpoint B stall interrupt enable
	,	

Publication Release Date: November 23, 2013 **Revision A3** 

### USB Endpoint B Interrupt Clear Register (EPB\_IC)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPB_IC	0xFFF06070	W	USB endpoint B interrupt clear register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
				Reserved		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0	
7	6	5	4	3	2	1	0	
Res	erved	EPB_CF_IC	EPB_BUS_ERR_IC	EPB_DMA_IC	EPB_ALT_IC	EPB_TK_IC	EPB_STL_IC	

BITS	DESCRIPTIONS					
[31:6]		Reserved				
[5]	EPB_CF_IC	Endpoint B clear feature interrupt clear				
[4]	EPB_BUS_ERR_IC	Endpoint B system bus error interrupt clear				
[3]	EPB_DMA_IC	Endpoint B DMA transfer complete interrupt clear				
[2]	EPB_ALT_IC	Endpoint B alternate setting interrupt clear				
[1]	EPB_TK_IC	Endpoint B token input interrupt clear				
[0]	EPB_STL_IC	Endpoint B stall interrupt clear				

### USB Endpoint B Interrupt Status Register (EPB\_IS)

REGISTER	ADDRESS	R/W	DES	RESET VALUE	
EPB_IS	0xFFF06074	R	USB endpoint register	B interrupt status	0x0000_0000
×3	a ha				
			3	Publication Release Date	
			- 218 -		Revision A

				1. M 1.					
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Res	erved	EPB_CF_IS	EPB_BUS_ERR_IS	EPB_DMA_IS	EPB_ALT_IS	EPB_TK_IS	EPB_STL_IS		

BITS	DESCRIPTIONS						
[31:6]		Reserved					
[5]	EPB_CF_IS	Endpoint B clear feature interrupt status					
[4]	EPB_DMA_IS	Endpoint B system bus error interrupt status					
[3]	EPB_DMA_IS	Endpoint B DMA transfer complete interrupt status					
[2]	EPB_ALT_IS	Endpoint B alternative setting interrupt status					
[1]	EPB_TK_IS	Endpoint B token interrupt status					
[0]	EPB_STL_IS	Endpoint B stall interrupt status					

### USB Endpoint B Address Register (EPB\_ADDR)

REGISTER	ADD	RESS	R/W		DESCRI	PTION		RES	SET VALUE
EPB_ADDR	0xFFF	06078	R/W	USB er	ndpoint B add	ress register		0x00	000_000
31	30	29		28	27	26	2	5	24
228		-		EPB_	ADDR				
23	22	21		20	19	18	1	7	16
16921				EPB_	ADDR				
15	14	13		12	11	10	ç	Э	8
5	$h \otimes$	26		EPB_	ADDR				
7	6	5		4	3	2		1	0
				EPB_	ADDR				
				9	Pub. - 219 -	lication Relea:	se Date	: Nove	mber 23, 2013 Revision A3



BITS	DESCRIPTIONS				
[31:0]	EPB_ADDR	Endpoint B transfer address			

### USB Endpoint B transfer length Register (EPB\_LENTH)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPB_LENTH	0xFFF0607C	R/W	USB endpoint B transfer length register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved						22	RO.
23	22	21	20	19	18	17	16
	Rese	erved		EPB_LENTH			
15	14	13	12	11	10	9	8
			EPB_L	ENTH			2
7	6	5	4	3	2	1	0
			EPB_L	ENTH			

BITS		DESCRIPTIONS				
[31:20]		Reserved				
[19:0]	EPB_LENTH	Endpoint B transfer length				

### USB Endpoint C Information Register (EPC\_INFO)

REGISTER	ADDRESS	R/W	DE	SCRIPTION	RESET VALUE
EPC_INFO	0xFFF06080	R/W	USB endpoin	t C information register	0x0000_0000
an an		1			
				Publication Release Date	
			- 220 -		Revision A3

				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
31	30	29	28	27	26	25	24
Reserved	EPC_	TYPE	EPC_DIR	Reserved		EPC_MPS	
23	22	21	20	19	18	17	16
	EPC_MPS						
15	14	13	12	11	10	9	8
EPC_ALT					EPC	_INF	
7	6	5	4	3	2	1	0
	EPC_CFG				EPC	NUM	

[31]		DESCRIPTIONS
		Reserved
[30:29]	EPC_TYPE	Endpoint C type 00: reserved 01: bulk 10: interrupt 11: isochronous
[28]	EPC_DIR	Endpoint C direction 0: OUT 1: IN
[27:26]		Reserved
[25:16]	EPC_MPS	Endpoint C max. packet size
[15:12]	EPC_ALT	Endpoint C alternative setting (READ ONLY)
[11:8]	EPC_INF	Endpoint C interface
[7:4]	EPC_CFG	Endpoint C configuration
[3:0]	EPC_NUM	Endpoint C number

### USB Endpoint C Control Register (EPC\_CTL)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPC_CTL	0xFFF06084	R/W	USB endpoint C control register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved	EPC_ZERO	EPC_STL_CLR	EPC_THRE	EPC_STL	EPC_RDY	EPC_RST	EPC_EN		

### USB Endpoint C interrupt enable Register (EPC\_IE)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPC_IE	0xFFF06088	R/W	USB endpoint C Interrupt Enable register	0x0000_0000

31	30	29	28	27	26	25	24
		42					
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			F	Reserved		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0
7	6	5	4	3	2	1	0
Res	erved	EPC_CF_IE	EPC_BUS_ERR_IE	EPC_DMA_IE	EPC_ALT_IE	EPC_TK_IE	EPC_STL_IE

BITS	DESCRIPTIONS				
[31:6]		Reserved			
[5]	EPC_CF_IE	Endpoint C clear feature interrupt enable			
[4]	EPC_DMA_IE	Endpoint C system bus error interrupt enable			
[3]	EPC_DMA_IE	Endpoint C DMA transfer complete interrupt enable			
[2]	EPC_ALT_IE	Endpoint C alternate setting interrupt enable			
[1]	EPC_TK_IE	Endpoint C token input interrupt enable			
[0]	EPC_STL_IE	Endpoint C stall interrupt enable			

### USB Endpoint C Interrupt Clear Register (EPC\_IC)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPC_IC	0xFFF0608C	W	USB endpoint C interrupt clear register	0x0000_0000
			Publication Release Date - 223 -	November 23, 2013 Revision A3

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
			Rese	erved	Va. S	2					
7	6	5	4	3	2	1	0				
Reser	Reserved EPC_CF_IC		EPC_BUS_ERR_IC	EPC_DMA_IC	EPC_ALT_IC	EPC_TK_IC	EPC_STL_IC				

BITS	DESCRIPTIONS						
[31:6]		Reserved					
[5]	EPC_CF_IC	Endpoint C clear feature interrupt clear					
[4]	EPC_DMA_IC	Endpoint C system bus error interrupt clear					
[3]	EPC_DMA_IC	Endpoint C DMA transfer complete interrupt clear					
[2]	EPC_ALT_IC	Endpoint C alternate setting interrupt clear					
[1]	EPC_TK_IC	Endpoint C token input interrupt clear					
[0]	EPC_STL_IC	Endpoint C stall interrupt clear					

### USB Endpoint C Interrupt Status Register (EPC\_IS)


REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPC_IS	0xFFF06090	R	USB endpoint C interrupt status register	0x0000_0000
				N 1 22 2012
			Publication Release Date - 224 -	November 23, 2013 : Revision A3

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
Reserved		EPC_CF_IS	EPC_BUS_ERR_IS	EPC_DMA_IS	EPC_ALT_IS	EPC_TK_IS	EPC_STL_IS			

BITS	DESCRIPTIONS						
[31:6]		Reserved					
[5]	EPC_CF_IS	Endpoint C clear feature interrupt status					
[4]	EPC_BUS_ERR_IS	Endpoint A system bus error interrupt status					
[3]	EPC_DMA_IS	Endpoint A DMA transfer complete interrupt status					
[2]	EPC_ALT_IS	Endpoint A alternative setting interrupt status					
[1]	EPC_TK_IS	Endpoint A token interrupt status					
[0]	EPC_STL_IS	Endpoint A stall status					

### USB Endpoint C Address Register (EPC\_ADDR)

1000	REGISTER	ADDF	RESS	R/W		DESCRI	PTION		RES	SET VALUE
No.	EPC_ADDR	0xFFF0	0xFFF0_6094		USB endpoint C address register			r	0x0000_0000	
min										
MAN S	31	30	29		28	27	26	2	5	24
	EPC_ADDR									
- K	23	22	21		20	19	18	1	7	16
	Wa CE	EPC_ADDR								
	15	14	13		12	11	10	ç	9	8
	Q.	EPC_ADDR								
	7	6	5		4	3	2	1	1	0
		CO2	-A		EPC_	ADDR				



BITS		DESCRIPTIONS				
[31:0]	EPC_ADDR	Endpoint C transfer address				

### USB Endpoint C transfer length Register (EPC\_LENTH)

REGISTER ADDRESS		R/W	DESCRIPTION	RESET VALUE	
EPC_LENTH	0xFFF0_6098	R/W	USB endpoint C transfer length register	0x0000_0000	

31	30	29	28	27	26	25	24			
			Rese	erved		SP	ROG			
23	22	21	20	19	18	17	16			
Reserved				EPC_LENTH						
15	14	13	12	11	10	9	8			
			EPC_L	ENTH			2			
7	6	5	4	3	2	1	0			
	EPC_LENTH									

BITS		DESCRIPTIONS					
[31:20]		Reserved					
[19:0]	EPC_LENTH	Endpoint C transfer length					

### USB Endpoint A Remain transfer length Register (EPA\_XFER)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPA_XFER	0xFFF0_609C	R/W	USB endpoint A remain transfer length register	0x0000_0000
STR.	2			
			Publication Release Date: - 226 -	November 23, 2013 Revision A3

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved				EPA_XFER					
15	14	13	12	11	10	9	8		
			EPA_	XFER	Va.S	23			
7	6	5	4	3	2	1	0		
	EPA_XFER								

BITS		DESCRIPTIONS	
[31:20]		Reserved	
[19:0]	EPA_XFER	Endpoint A remain transfer length	a fair

### USB Endpoint A Remain packet length Register (EPA\_PKT)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPA_PKT	0xFFF0_60A0	R/W	USB endpoint A remain packet length register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
V	Reserved EPA_PKT								
7	6	5	4	3	2	1	0		
a's	EPA_PKT								

BITS	Descriptions	
[31:10]	r.C.	Reserved
[9:0]	EPA_PKT	Endpoint A remain packet length

- 227 -

i								-		
REGISTER	ADDR	ADDRESS			DESCRIPTION				RESET VALUE	
EPB_XFER	0xFFF0_	0xFFF0_60A4		USB end register	USB endpoint B remain transfer length register			0x0000_0000		
					XV.	2.5%				
31	30	29		28	27	26	2	5	24	
				Rese	erved	Cen .	50			
23	22	21		20	19	18	1	7	16	
	Rese	erved			EPB_XFER					
15	14	13		12	11	10	ç	9	8	
EPB_XFER								0		
7	6	5		4	3	2		1	0	
	EPB_XFER									

BITS	DESCRIPTIONS			
[31:20]		Reserved		
[19:0]	EPB_XFER	Endpoint B remain transfer length		

### USB Endpoint B Remain packet length Register (EPB\_PKT)

REGISTER	ADDR	ESS	R/W		DESCRI	PTION		RES	ET VALUE
EPB_PKT	0xFFF0_	0xFFF0_60A8		USB e register	ndpoint B rer	ength	gth 0x0000_0000		
					1				
31	30	29		28	27	26	2	5	24
2.5%			·	Res	erved				
23	22	21		20	19	18	1	7	16
16327	-		Reserved						
15	14	13		12	11	10	ç	)	8
50	20	S F	Reserved				EPB_PKT		
7	6	5		4	3	2	1		0
	32	0,	S	EPB	_PKT				
	0	Contraction of the second	12 O	9	Pub - 228 -	lication Relea	se Date	: Nove	mber 23, 2013 Revision A3

BITS		DESCRIPTIONS			
[31:10]		Reserved			
[9:0]	EPB_PKT	Endpoint B remain packet length			

### USB Endpoint C Remain transfer length Register (EPC\_XFER)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPC_XFER	0xFFF0_60AC	R/W	USB endpoint C remain transfer length register	0x0000_0000

						1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
31	30	29	28	27	26	25	24	
			Rese	erved			0.00	
23	22	21	20	19	18	17	16	
	Rese	erved		EPC_XFER				
15	14	13	12	11	10	9	8	
			EPC_	XFER				
7	6	5	4	3	2	1	0	
	EPC_XFER							

BITS		DESCRIPTIONS
[31:20]		Reserved
[19:0]	EPC_XFER	Endpoint C remain transfer length
6.		
		Publication Release Date: November 23, 2013 - 229 - Revision A3

### USB Endpoint C Remain packet length Register (EPC\_PKT)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
EPC_PKT	0xFFF0_60B0	R/W	USB endpoint C remain packet length register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
			n						
15	14	13	12	11	10	9	8		
		Rese	erved			EPC_	_PKT		
7	6	5	4	3	2	1	0		
	EPC_PKT								

BITS		DESCRIPTIONS							
[31:10]		Reserved							
[9:0]	EPC_PKT	Endpoint C remain packet length							

- 230 -



#### 6.9 Audio Controller

The audio controller consists of I<sup>2</sup>S/AC-link protocol to interface with external audio CODEC.

One 8-level deep FIFO for read path and write path and each level has 32-bit width (16 bits for right channel and 16 bits for left channel). One DMA controller handles the data movement between FIFO and memory.

The following are the property of the DMA.

- Always 8-beat incrementing burst
- Always bus lock when 8-beat incrementing burst
- When reach middle and end address of destination address, a DMA\_IRQ is requested to CPU automatically

An AHB master port and an AHB slave port are offered in audio controller.

#### 6.9.1 I<sup>2</sup>S Interface

The I<sup>2</sup>S interface signals are shown as Figure 6.9.1





Figure	6.9.1	The	interface	signal	of I <sup>2</sup> S
- igaio			micorrado	orginar	00




The 16 bits I<sup>2</sup>S and MSB-justified format are support, the timing diagram is shown as Figure 6.9.2

Figure 6.9.2 The format of I<sup>2</sup>S


The sampling rate, bit shift clock frequency could be set by the control register ACTL\_I2SCON.


#### 6.9.2 AC97 Interface

The AC97 interface, called AC-link is supported. For input and output direction, each frame contains a Tag slot and 12 data slots. However, in the 12 data slots, **only 4 slots are used in NUC745**, other 8 slots are not supported, and the control data and audio data are transferred in the 4 valid slots. Each slot contains 20 bits data.



The interface signals are shown as Figure 6.9.3





The signal format is shown as Figure 6.9.4

#### Figure 6.9.4 The signal format of AC-link

The structure of **output frame** is shown as below:

SLOT #	0	1	2	3	4	5	6	7	8	9	10	11	12
CONTENT	Tag	CMD ADDR	CMD DATA	PCM LEFT	PCM RIGHT	Unused							
BITS	15-0	19-0	19-0	19-0	19-0	159 - 0							
PHASE	Tag phase		Data phase										

#### The output frame data format is shown as following:

SLOT #	BIT	DESCRIPTION
222	15	Frame validity bit, 1 is valid, 0 is invalid.
Tag (slot 0)	14 - 3	Slot validity, but in NUC745, only bits 6-3 are used, bits 14-7 are unused. Bit 3 is corresponding to slot 1, bit 4 is corresponding to slot 2, etc 1 is valid, 0 is invalid. The unused bits 14-7 should be cleared to 0.
	2 - 0	This field should be cleared to 0.
	19	Read/write control, 1 for read and 0 for write
CMD ADDR	18-12	Control register address
(slot 1)	11 - 0	This field should be cleared to 0

- 233 -

#### Continued.

SLOT #	BIT	DESCRIPTION						
CMD DATA	19 - 4	Control register write data. It should be cleared to 0 if current operation is read.						
(slot 2)	3 - 0	3 - 0 This field should be cleared to 0						
PCM LEFT	19 - 4	PCM playback data for left channel						
(slot 3)	3 - 0	This field should be cleared to 0						
PCM RIGHT	19 - 4	PCM playback data for right channel						
(slot 4)	3 - 0	This field should be cleared to 0						

#### The structure of **input frame** is shown as below:

Slot #	0	1	2	3	4	5	6	7	8	9	10	11	12
Content	Tag	status	status	PCM	PCM	Unused					X		
Content	Tag	ADDR	DATA	LEFT	RIGHT						° Ĝ		
Bits	0-15	19-0	19-0	19-0	19-0	159 - 0					20		

#### The input frame data format is shown as following:

SLOT #	BIT	DESCRIPTION
	15	Frame validity bit, 1 is valid, 0 is invalid.
Tag (slot 0)	14 - 3	Slot validity, but in NUC745, only bits 6-3 are used, bits 14-7 are unused. Bit 3 is corresponding to slot 1, bit 4 is corresponding to slot 2, etc 1 is valid, 0 is invalid. The unused bits 14-7 should be cleared to 0.
	2 - 0	This field should be cleared to 0.
	19	This bit should be cleared to 0
	18-12	Control register address echo which previous frame requested
Status ADDR (slot 1)	11	PCM data for left channel request, it should be always 0 when VRA=0 (VRA: Variable Rate Audio mode).
No.	10	PCM data for right channel request (Same as Bit 11).
1 M.	9 - 0	This field should be cleared to 0
Status DATA	19 - 4	Control register read data which previous frame requested. It should be cleared to 0 if this slot is invalid.
(slot 2)	3 - 0	This field should be cleared to 0
PCM LEFT	19 - 4	PCM record data for left channel
(slot 3)	3 - 0	This field should be cleared to 0
PCM RIGHT	19 - 4	PCM record data for right channel
(slot 4)	3 -0	This field should be cleared to 0

- 234 -

#### 6.9.3 Audio Controller Register Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_CON	0xFFF0_9000	R/W	Audio controller control register	0x0000_0000
ACTL_RESET	0xFFF0_9004	R/W	Sub block reset control register	0x0000_0000
ACTL_RDSTB	0xFFF0_9008	R/W	DMA destination base address register for record	0x0000_0000
ACTL_RDST_LENGTH	0xFFF0_900C	R/W	DMA destination length register for record	0x0000_0000
ACTL_RDSTC	0xFFF0_9010	R	DMA destination current address register for record	0x0000_0000
ACTL_RSR	0xFFF0_9014	R/W	Record status register	0x0000_0000
ACTL_PDSTB	0xFFF0_9018	R/W	DMA destination base address register for play	0x0000_0000
ACTL_PDST_LENGTH	0xFFF0_901C	R/W	DMA destination length register for play	0x0000_0000
ACTL_PDSTC	0xFFF0_9020	R	DMA destination current address register for play	0x0000_0000
ACTL_PSR	0xFFF0_9024	R/W	Play status register	0x0000_0004
ACTL_I <sup>2</sup> SCON	0xFFF0_9028	R/W	I <sup>2</sup> S control register	0x0000_0000
ACTL_ACCON	0xFFF0_902C	R/W	AC-link control register	0x0000_0000
ACTL_ACOS0	0xFFF0_9030	R/W	AC-link out slot 0	0x0000_0000
ACTL_ACOS1	0xFFF0_9034	R/W	AC-link out slot 1	0x0000_0080
ACTL_ACOS2	0xFFF0_9038	R/W	AC-link out slot 2	0x0000_0000
ACTL_ACIS0	0xFFF0_903C	R	AC-link in slot 0	0x0000_0000
ACTL_ACIS1	0xFFF0_9040	R	AC-link in slot 1	0x0000_0000
ACTL_ACIS2	0xFFF0_9044	R	AC-link in slot 2	0x0000_0000

### Audio controller control registers (ACTL\_CON)

REGISTER	ADDRESS R/W		DESCRIPTION	RESET VALUE	
ACTL_CON	0xFFF0_9000	R/W	Audio controller control register	0x0000_0000	

- 235 -

The ACTL\_CON register control the basic operation of audio controller.

31	30	29	28	27	26	25	24
				ST.			
23	22	21	20	19	18	17	16
				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	de.		
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	R_DMA_IRQ	T_DMA_IRQ	Rese	erved	I <sup>2</sup> S_AC_PIN_SEL
7	6	5	4	3	2	1	0
FIFO_TH	Reserved		Reserved		BLOCK	EN[1:0]	Reserved

	BITS		DESCRIPTIONS
	[15]	Reserved	- 32.0
	[14]	Reserved	- · · · · · · · · · · · · · · · · · · ·
	[13]	Reserved	-
	[12]	R_DMA_IRQ	When recording, when the DMA destination current address reach the DMA destination end address or middle address, the R_DMA_IRQ bit will be set to 1 automatically, and this bit could be cleared to 0 by CPU. The bit is hardwired to ARM as interrupt request signal with an inverter. The R_DMA_IRQ bit is read/write (write 1 to clear)
	[11]	T_DMA_IRQ	Transmit DMA interrupt request bit. When DMA current address reach the middle address (((ACTL_DESE – ACTL_DESB)-1)/2 + ACTL_DESB) o reach the end address ACTL_DESB, the bit T_DMA_IRQ will be set to 1 and this bit could be clear to 0 by write "1" by CPU. And the bit is hardwired to ARM as interrupt request signal with an inverter. The T_DMA_IRQ bit is read/write (write 1 to clear).
	[8]	I²S_AC_PIN_SEL	<ul> <li>I<sup>2</sup>S or AC-link pin selection</li> <li>If I<sup>2</sup>S_AC_PIN_SEL = 0, the pins select I<sup>2</sup>S</li> <li>If I<sup>2</sup>S_AC_PIN_SEL = 1, the pins select AC-link</li> <li>The I<sup>2</sup>S_AC_PIN_SEL bis is read/write</li> </ul>
	[7]	FIFO_TH	<ul> <li>FIFO threshold control bit</li> <li>If FIFO_TH=0, the FIFO threshold is 8 level</li> <li>If FIFO_TH=1, the FIFO threshold is 4 level</li> <li>The FIFO_TH bit is read/write</li> </ul>
	[6]	Reserved	
	[2:1]	BLOCK_EN[1:0]	<ul> <li>Audio interface type selection</li> <li>If BLOCK_EN[0]=0/1, I<sup>2</sup>S interface is disable/enable</li> <li>If BLOCK_EN[1]=0/1, AC-link interface is disable/enable</li> <li>The BLOCK_EN[1:0] bits are read/write</li> </ul>
	[0]	Reserved	

### Sub-block reset control register (ACTL\_RESET)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_RESET	0xFFF0_9004	R/W	Sub block reset control	0x0000_0000

The value in ACTL\_RESET register control the reset operation in each sub block.

31	30	29	28	27	26	25	24
					S	A LA	
23	22	21	20	19	18	17	16
						200	ACTL_RESET
15	14	13	12	11	10	9	8
RECORD	SINGLE[1:0]	PLAY_SINGL	E[1:0]		Reserve	ed 🖓	AC_RECORD
7	6	5	4	3	2	1	0
AC_PLAY	I <sup>2</sup> S_RECORD	I <sup>2</sup> S_PLAY	Reserved			AC_RESET	I <sup>2</sup> S_RESET

	BITS		DESCRIPTIONS	
AL COLOR	[31:17]	Reserved	-	
	[16]	ACTL_RESET	Audio controller reset control bit 1 = the whole audio controller is reset 0 = the audio controller is normal operation The ACTL_RESET bit is read/write	
	[15:14]	RECORD_SINGLE [1:0]	record single/dual channel select bits         2'b11= the record is dual channel         2'b01= the record only select left channel         2'b10= the record only select right channel         2'b00 is reserved         Note that, when ADC is selected as record path, it o support left channel record.         The PLAY_SINGLE[1:0] bits are read/write	
	[13:12]	PLAY_SINGLE [1:0]	Playback single/dual channel select bits PLAY_SINGLE[1:0]=11, the playback is in stereo mode PLAY_SINGLE[1:0]=10, the playback is in mono mode PLAY_SINGLE[1:0]= 00 & 01 is reserved The PLAY_SINGLE[1:0] bits are read/write	
	[8]	AC_RECORD	AC link record control bit AC_RECORD=0, the record path of AC link is disable AC_RECORD=1, the record path of AC link is enable The AC_RECORD bit is read/write	

- 237 -

Continued.

Johnmed.		
BITS		DESCRIPTIONS
[7]	AC_PLAY	AC link playback control bit AC_PLAY=0, the playback path of AC link is disable AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write
[6]	I <sup>2</sup> S_RECORD	I <sup>2</sup> S record control bit I <sup>2</sup> S_RECORD=0, the record path of I <sup>2</sup> S is disable I <sup>2</sup> S_RECORD=1, the record path of I <sup>2</sup> S is enable The I <sup>2</sup> S_RECORD bit is read/write
[5]	I²S_PLAY	I <sup>2</sup> S playback control bit I <sup>2</sup> S_PLAY=0, the playback path of I <sup>2</sup> S is disable I <sup>2</sup> S_PLAY=1, the playback path of I <sup>2</sup> S is enable The I <sup>2</sup> S_PLAY bit is read/write
[1]	AC_RESET	AC link sub block RESET control bit AC_RESET=0, release the AC link function block from reset mode AC_RESET=1, force the AC link function block to reset mode The AC_RESET bit is read/write
[0]	I <sup>2</sup> S_RESET	I <sup>2</sup> S sub block RESET control bit         I <sup>2</sup> S_RESET=0, release the I <sup>2</sup> S function block from reset mode         I <sup>2</sup> S_RESET=1, force the I <sup>2</sup> S function block to reset mode         The I <sup>2</sup> S_RESET bit is read/write

### DMA record destination base address (ACTL\_RDSTB)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_RDSTB	0xFFF0_9008	R/W	DMA record destination base address	0x0000_0000

The value in ACTL\_RDSTB register is the record destination base address of DMA, and only could be changed by CPU. A CONCERNING

Publication Release Date: November 23, 2013 **Revision A3** 

31	30	29	28	27	26	25	24			
AUDIO_RDSTB[31:24]										
23	22	21	20	19	18	17	16			
	AUDIO_RDSTB[23:16]									
15	14	13	12	11	10	9	8			
		A	UDIO_RDS	TB[15:8]	N. Co	Si				
7	7 6 5 4 3 2 1 0									
	AUDIO_RDSTB[7:0]									

BITS	DESCRIPTIONS			
[31:0]	AUDIO_RDSTB[31:0]	32-bit record destination base address		
		The AUDIO_RDSTB[31:0] bits is read/write.		

### DMA destination end address (ACTL\_RDST\_LENGTH)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_RDST_LENGTH	0xFFF0_900C	R/ W	DMA record destination address length	0x0000_0000

The value in ACTL\_RDST\_LENGTH register is the record destination address length of DMA, and the register could only be changed by CPU.

31	30	29	28	27	26	25	24		
AUDIO_RDST_L[31:24]									
23	22	21	20	19	18	17	16		
	AUDIO_RDST_L[23:16]								
15	14	13	12	11	10	9	8		
2.3	AUDIO_RDST_L[15:8]								
7	6	5	4	3	2	1	0		
S		AL	JDIO_RDST	_L[7:0]					

BITS	DESCRIPTIONS				
[31:0]		32-bit record destination address length			
	AUDIO_RDST_L[31:0]	The AUDIO_RDST_L[31:0] bits is read/write.			

- 239 -

### DMA destination current address (ACTL\_RDSTC)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_RDSTC	0xFFF0_9010	RO	DMA record destination current address	0x0000_0000

The value in ACTL\_RDSTC is the DMA record destination current address, this register could only be read by CPU.

31	30	29	28	27	26	25	24			
			AUDIO_RD	STC[31:24]	0	2VDs				
23	22	21	20	19	18	17	16			
	AUDIO_RDSTC[23:16]									
15	14	13	12	11	10	9	8			
			AUDIO_RE	OSTC[15:8]		10	5			
7	6	5	4	3	2	1	0			
			AUDIO_RI	DSTC[7:0]			NY2			

BITS	DESCRIPTIONS					
[31:0]		32-bit record destination current address				
	AUDIO_RDSTC[31:0]	The AUDIO_RDSTC[31:0] bits is read only.				

### Audio controller record status register (ACTL\_RSR)

R	EGISTE	R	ADDR	ADDRESS R/W		DES	DESCRIPTION			
ACTL_RSR		0xFFF0_9014		R/W	Audio controller register for record	udio controller FIFO and DMA status gister for record				
SP										
31	:	30	29	28	27	26	25	24		
	×.					Reserved				
23		22	21	20	19	18	17	16		
1	22	5/	25			Reserved				
15		14	13	12	11	10	9	8		
56 (0.						Reserved				
7		6	5	4	3	2	1	0		
Reserved						R_FIFO_FULL	R_DMA_END_IRQ	R_DMA_MIDDLE_IRQ		

- 240 -

BITS		DESCRIPTIONS
[31:3]	Reserved	-
[2]	R_FIFO_FULL	Record FIFO full indicator bit R_FIFO_FULL=0, the record FIFO not full R_FIFO_FULL=1, the record FIFO is full The R_FIFO_READY bit is read only
[1]	R_DMA_END_IRQ	DMA end address interrupt request bit for record R_DMA_END_IRQ=0, means record DMA address does not reach the end address R_DMA_END_IRQ=1, means record DMA address reach the end address The R_DMA_END_IRQ bit is readable, and only can be clear by write "1" to this bit
[0]	R_DMA_MIDDLE _IRQ	DMA address interrupt request bit for record R_DMA_MIDDLE_IRQ=0, means record DMA address does not reach the middle address R_DMA_MIDDLE_IRQ=1, means record DMA address reach the middle address The R_DMA_MIDDLE_IRQ bit is readable, and only can be clear by write "1" to this bit

- 241 -



### DMA play destination base address (ACTL PDSTB)

REGISTER ADDRESS R/W		R/W	DESCRIPTION	RESET VALUE	
ACTL_PDSTB	0xFFF0_9018	R/W	DMA play destination base address	0x0000_0000	

The value in ACTL\_PDSTB register is the play destination base address of DMA, and only could be changed by CPU.

31	30	29	28	27	26	25	24			
AUDIO_PDSTB[31:24]										
23	22	21	20	19	18	17	16			
	AUDIO_PDSTB[23:16]									
15	14	13	12	11	10	9	8			
		AL	JDIO_PDST	B[15:8]		26	N.C.			
7	6	5	4	3	2	1	0			
	AUDIO_PDSTB[7:0]									
							C. M.L.			

BITS	DESCRIPTIONS					
[21:0]		32-bit play destination base address				
[31.0]	[31:0] AUDIO_PDSTB[31:0]	The AUDIO_PDSTB[31:0] bits is read/write.				

### DMA destination end address (ACTL\_PDST\_LENGTH)

REGISTER ADDRESS R/		R/W	DESCRIPTION	RESET VALUE	
ACTL_PDST_LENGTH	0xFFF0_901C	R/W	DMA play destination address length	0x0000_0000	

The value in ACTL\_PDST\_LENGTH register is the play destination address length of DMA, and the register could only be changed by CPU.

31	30	29	28	27	26	25	24			
A .	×	A	UDIO_PDST_L	[31:24]			•			
23	3 22 21 20 19 18 17 16									
AUDIO_PDST_L[23:16]										
15	14	13	12	11	10	9	8			
AUDIO_PDST_L[15:8]										
7	6	5	4	3	2	1	0			
	65	0	AUDIO_PDST_	L[7:0]						
		A CONT	- 242		ion Release L	Date: Noven	nber 23, 2013 Revision A3			

BITS	DESCRIPTIONS					
[31:0]		32-bit play destination address length				
	AUDIO_PDST_L[31:0]	The AUDIO_PDST_L[31:0] bits is read/write.				

### DMA destination current address (ACTL\_PDSTC)

REGISTER	REGISTER ADDRESS R/W		DESCRIPTION	RESET VALUE	
ACTL_PDSTC	0xFFF0_9020	RO	DMA play destination current address	0x0000_0000	

The value in ACTL\_PDSTC is the DMA play destination current address, this register could only be read by CPU.

31	30	29	28	27	26	25	24			
AUDIO_PDSTC[31:24]										
23	22	21	20	19	18	17	16			
AUDIO_PDSTC[23:16]										
15	14	13	12	11	10	9	8			
			AUDIO_PD	STC[15:8]						
7	7 6 5 4 3 2 1 0									
	AUDIO_PDSTC[7:0]									

BITS	DESCRIPTIONS		
[31:0]	AUDIO_PDSTC[31:0]	32-bit play destination current address	
[31.0]		The AUDIO_PDSTC[31:0] bits is read/write.	

### Audio controller playback status register (ACTL\_PSR)

REGISTER	ADDRESS	R/W	DESCRI	PTION	RESET VALUE
ACTL_PSR	0xFFF0_9024	R/W	Audio controller I status register for		0x0000_0004
SU	S.			<u> </u>	
				Publication Relea	se Date: November 23, 2013 Revision A3
			- 243 -		

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved					P_FIFO_EMPTY	P_DMA_END_IRQ	P_DMA_MIDDLE_IRQ		

BITS		DESCRIPTIONS
[31:3]	Reserved	
[2]	P_FIFO_EMPTY	Playback FIFO empty indicator bit P_FIFO_EMPTY=0, the playback FIFO is not empty P_FIFO_EMPTY=1, the playback FIFO is empty The P_FIFO_EMPTY bit is read only
[1]	P_DMA_END_IRQ	DMA end address interrupt request bit for playback P_DMA_END_IRQ=0, means playback DMA address does not reach the end address P_DMA_END_IRQ=1, means playback DMA address reach the end address The P_DMA_END_IRQ bit is readable, and only can be clear by write "1" to this bit
[0]	P_DMA_MIDDLE_IRQ	DMA address interrupt request bit for playback P_DMA_MIDDLE_IRQ=0, means playback DMA address does not reach the middle address P_DMA_MIDDLE_IRQ=1, means playback DMA address reach the middle address The P_DMA_MIDDLE_IRQ bit is readable, and only can be clear by write "1" to this bit

### I<sup>2</sup>S control register (ACTL\_I<sup>2</sup>SCON)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_I <sup>2</sup> SCON	0xFFF0_9028	R/W	I <sup>2</sup> S control register	0x0000_0000

- 244 -

The ACTL\_I<sup>2</sup>SCON is the I<sup>2</sup>S basic operation control register.

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Res	erved	PRS[3:0]						
15	14	13	12	11	10	9	8		
			Reserv	red	e.s	X5.			
7	6	5	4	3	2	1	0		
BCLK_SEL[1:0] FS_SEL MCLK_SEL FORMAT Reserved									

BITS		DESCRIPTIONS
[31:20]	Reserved	-
		I <sup>2</sup> S frequency pre-scaler selection bits. (FPLL is the input PL frequency, MCLK is the output main clock)
		PSR[3:0]=0000, MCLK=FPLL/1
		PSR[3:0]=0001, MCLK=FPLL/2
		PSR[3:0]=0010, MCLK=FPLL/3
		PSR[3:0]=0011, MCLK=FPLL/4
		PSR[3:0]=0100, MCLK=FPLL/5
		PSR[3:0]=0101, MCLK=FPLL/6
		PSR[3:0]=0110, MCLK=FPLL/7
		PSR[3:0]=0111, MCLK=FPLL/8
[19:16]	PRS[3:0]	PSR[3:0]=1000, reserved
		PSR[3:0]=1001, MCLK=FPLL/10
		PSR[3:0]=1010, reserved
		PSR[3:0]=1011, MCLK=FPLL/12
		PSR[3:0]=1100, reserved
		PSR[3:0]=1101, MCLK=FPLL/14
	£	PSR[3:0]=1110, reserved
	22	PSR[3:0]=1111, MCLK=FPLL/16
	200	(when the division factor is 3/5/7, the duty cycle of MCLK is no 50%, the high duration is 0.5*FPLL)
	1 Sh	The PSR[3:0] bits are read/write

Continued

BITS		DESCRIPTIONS
БПО		
[7:6]	BCLK_SEL [1:0]	I <sup>2</sup> S serial data clock frequency selection bit BCLK_SEL[1:0]=00, 32fs is selected (fs is sampling rate), when FS_SEL=0, the frequency of bit clock is MCLK/8, when FS_SEL=1, the frequency of bit clock is MCLK/12. BCLK_SEL[1:0]=01, 48fs is selected (only when FS_SEL=1, this term could be selection), when FS_SEL=1, the frequency of bit clock is MCLK/8. The BCLK_SEL[1:0] bits are read/write
[5]	FS_SEL	I <sup>2</sup> S sampling frequency selection bit FS_SEL=0, FMCLK/256 is selected (FMCLK is the frequency of signal MCLK) FS_SEL=1, FMCLK/384 is selected The FS_SEL bit is read/write
[4]	MCLK_SEL	I <sup>2</sup> S MCLK output selection bit MCLK_SEL=0, I <sup>2</sup> S MCLK output will follow the PRS[3:0] setting. MCLK_SEL=1, I <sup>2</sup> S MCLK output will be the same with FPLL. The MCLK_SEL bit is read/write
[3]	FORMAT	I <sup>2</sup> S format selection bits FORMAT=0, I <sup>2</sup> S compatible format is selected FORMAT=1, MSB-justified format is selected The FORMAT bit is read/write
[2:0]	Reserved	-

### AC-link Control Register (ACTL\_ACCON)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_ACCON	0xFFF0_902C	R/W	AC-link control register	0x0000_0000

The ACTL\_ACCON register is the AC-link basic operation control register.

Color Color

31	30	29	28	27	26	25	24				
5	Reserved										
23	22	21	20	19	18	17	16				
- V	Reserved										
15	14	13	12	11	10	9	8				
	Reserved										
7	6	5	4	3	2	1	0				
Res	erved	rved AC_BCLK_PU_EN AC_R_FINISH AC_W_FINISH AC_W_RES AC_C_RES				Reserved					

- 246 -

	BITS	TS DESCRIPTIONS				
	[6]	Reserved	- 20			
	[5]	AC_BCLK_PU_EN	This bit controls the AC_BCLK pin pull-high resister. AC_BCLK_PU_EN=0, the AC_BCLK pin pull-high resister will be disabled AC_BCLK_PU_EN=1, the AC_BCLK pin pull-high resister will be enabled The AC_BCLK_PU_EN bit is read/write.			
	[4]	AC_R_FINISH	AC-link read data ready bit. When read data indexed by previous frame is shifted into ACTL_ACIS2, the AC_R_FINISH bit will be se to 1 automatically. After CPU read out the read data, AC_R_FINISH bit will be cleared to 0. AC_R_FINISH=0, read data buffer has been read by CPU AC_R_FINISH=1, read data buffer is ready for CPU read The AC_R_FINISH bit is read only			
	[3]	AC_W_FINISH	AC-link write frame finish bit. When writing data to register ACTL_ACOS0, the AC_W_FINISH bit will be set to 1 automatically. After AC-link interface shift out the register ACTL_ACOS0, the AC_W_FINISH bit will be cleared to 0. AC_W_FINISH=0, AC-link control data out buffer has been shifted out to codec by CPU and data out buffer is empty. AC_W_FINISH=1, AC-link control data out buffer is ready to be shifted out(After users have wrote data into register ACTL_ACOS0) The AC_W_FINISH bit is read only			
おい	[2]	AC_W_RES	AC-link warm reset control bit, when this bit is set to 1, (AC-link begin warn reset procedure, after warn reset procedure finished, this bit will be cleared automatically) the interface signal AC_SYNC is high, when this bit is set to 0, the interface signal AC_SYNC is controlled by AC_BCLK input when this bit is set to 1. Note the AC- link spec. shows it need at least 10 us high duration of AC_SYNC to warn reset AC97. AC_W_RES=0, AC_SYNC pin is controlled by AC_BCLK input pin AC_W_RES=1, AC_SYNC pin is forced to high The AC_W_RES bit is read/write			
	[1]	AC_C_RES	AC-link cold reset control bit, when this bit is set to 1, the interface signal AC_RESETB is low, when this bit is set to 0, the signal AC_RESETB is high. Note the AC-link spec. shows it need at least 10 us low duration of AC_RESETB to cold reset AC97. AC_C_RES=0, AC_RESETB pin is set to 1 AC_C_RES=1, AC_RESETB pin is set to 0 The AC_C_RES bit is read/write			
	[0]	Reserved	-			

### AC-link output slot 0 (ACTL\_ACOS0)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_ACOS0	0xFFF0_9030	R/W	AC-link out slot 0	0x0000_0000

The ACTL\_ACOS0 register store the slot 0 value to be shift out by AC-link. Note that write data to ACTL\_ACOS0 register when AC\_W\_FINISH bit (ACTL\_ACCON[3]) is set is invalid. Therefore, check AC\_W\_FINISH bit status before write data into ACTL\_ACOS0 register.

31	30	29	28	27	26	25	24
			Rese	rved	0	2200	
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
			Rese	rved		10	3
7	6	5	4	3	2	1	0
Reserved VALID_ FRAME				SLOT_VALID[3:0]			

	BITS	DESCRIPTIONS				
	[31:5]	Reserved	-			
A COL	[4]	VALID_FRAME	Frame valid indicated bits VALID_FRAME=1, any one of slot is valid VALID_FRAME=0, no any slot is valid The VALID_FRAME bits are read/write			
	[3:0]	SLOT_VALID [3:0]	Slot valid indicated bits SLOT_VALID[0]= 1/0, indicate Slot 1 valid/invalid SLOT_VALID[1]= 1/0, indicate Slot 2 valid/invalid SLOT_VALID[2]= 1/0, indicate Slot 3 valid/invalid SLOT_VALID[3]= 1/0, indicate Slot 4 valid/invalid The SLOT_VALID[3:0] bits are read/write			
			Publication Release Date: November 23, 2013 - 248 - Revision A3			

#### The AC-link output slot 1 (ACTL\_ACOS1)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_ACOS1	0xFFF0_9034	R/W	AC-link out slot 1	0x0000_0080

The ACTL\_ACOS1 register store the slot 1 value to be shift out by AC-link.

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
R_WB	R_WB R_INDEX[6:0]						

BITS	DESCRIPTIONS						
[31:8]	Reserved	-					
[7]	R_WB	Read/Write select bit R_WB=1, a read specified by R_INDEX[6:0] will occur, and the data will appear in next frame R_WB=0, a write specified by R_INDEX[6:0] will occur, and the write data is put at out slot 2 The R_WB bit is read/write					
[6:0]	R_INDEX[6:0]	External AC97 CODEC control register index (address) bits The R_INDEX[6:0] bits are read/write					

- 249 -

#### AC-link output slot 2 (ACTL\_ACOS2)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_ACOS2	0xFFF0_9038 R/W		AC-link out slot 2	0x0000_0000

The ACTL\_ACOS2 register store the slot 2 value to be shift out by AC-link.

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
			WD[15	:8]		NO	Der
7	6	5	4	3	2	1	0
	WD[7:0]						
							1535

BITS	DESCRIPTIONS				
[31:0]	Reserved	-			
[15:0]	WD[15:0]	AC-link write data The WD[15:0] bits are read/write			

- 250 -

#### AC-link input slot 0 (ACTL\_ACIS0)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_ACIS0	0xFFF0_903C	R	AC-link in slot 0	0x0000_0000

The ACTL\_ACIS0 store the shift in slot 0 data of AC-link.

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved CODEC_READY					SLOT_	VALID[3:0]	Con a	

BITS	DESCRIPTIONS					
[31:5]	Reserved	-				
[4]	CODEC_READY	External AC97 audio CODEC ready bit CODEC_READY=0, indicate external AC97 audio CODEC is not ready CODEC_READY=1, indicate external AC97 audio CODEC is ready The CODEC_READY bit is read only				
[3:0]	SLOT_VALID[3:0]	Slot valid indicated bits SLOT_VALID[0]= 1/0, indicate Slot 1 valid/invalid SLOT_VALID[1]= 1/0, indicate Slot 2 valid/invalid SLOT_VALID[2]= 1/0, indicate Slot 3 valid/invalid SLOT_VALID[3]= 1/0, indicate Slot 4 valid/invalid The SLOT_VALID[3:0] bits are read				

- 251 -

The second with

#### AC-link input slot 1 (ACTL\_ACIS1)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_ACIS1	0xFFF0_9040	R	AC-link in slot 1	0x0000_0000

The ACTL\_ACIS1 stores the shift in slot 1 data of AC-link.

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						-n-	
15	14	13	12	11	10	9	8
			Reserved			NI.	R_INDEX[6]
7	6	5	4	3	2	1	0
R_INDEX[5:0] S					SLOT	REQ[1:0]	

BITS		DESCRIPTIONS			
[31:9]	Reserved	-			
[8:2]	R_INDEX[6:0]	Register index. The R_INDEX[6:0] echo the register index (address) when a register read has been requested in the previous frame. The R_INDEX[6:0] bits are read only			
[1:0]	SLOT_REQ[1:0]	Slot request. The bits indicate if the external codec need new PCI data that will transfer in next frame. Any bit in SLOT_REQ[1:0] is set to 1, indicate external codec doe not need a new sample in the corresponding slot[3:4] of the next frame Any SLOT_REQ[1:0] is clear to 0, indicate external codec need new sample in the corresponding slot[3:4] of the next frame The SLOT_REQ[1:0] bits are read only			
		Publication Release Date: November 23, 2013 - 252 - Revision A3			

#### AC-link input slot 2 (ACTL\_ACIS2)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_ACIS2	0xFFF0_9044	R	AC-link in slot 2	0x0000_0000

The ACTL\_ACIS2 stores the shift in slot 2 data of AC-link.

31	30	29	28	27	26	25	24
	50	LJ	20	21	20	25	27
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			<b>RD[</b> 1	5:8]		N.	5.00
7	6	5	4	3	2	1	0
	RD[7:0]						

BITS	DESCRIPTIONS			
[31:16]	Reserved	-		
[15:0]		AC-link read data.		
[15:0] RD[15:0]	The RD[15:0] bits are read only			

- 253 -

#### 6.10 Universal Asynchronous Receiver/Transmitter Controller

Asynchronous serial communication block include 4 **UART** blocks and accessory logic. They can be described as follow:

#### • UARTO

It is merely a general purpose UART. It does not include any accessory function.

Clock Source	: 15MHz
UART Type	: general UART
FIFO Number	: 16-byte receiving FIFO and 16 byte transmitting FIFO
Modem Function	: N/A
Accessory Function	: N/A

#### • UART1

It is designed for general purpose UART or Bluetooth transceiver. It includes a high speed UART block with 64-byte receiving FIFO and 64-byte transmitting FIFO. It includes 5 clock sources: 15M, 30M, 43.6M, 48M and 60M. Programmer can feel free to choose the clock source and divisor number for suitable baud rate.

Clock Source	: 15MHz from external crystal
	30M, 43.6M, 48M, 60M (optional function for Bluetooth HCI transport layer)
UART Type	: high speed UART
FIFO Number	: 64-byte receiving FIFO and 64 byte transmitting FIFO
Modem Function	: CTS and RTS (optional for Bluetooth. If they were enabled, TX & RX in UART2 will be cut off)
Accessory Function	: Bluetooth (optional)
Baud Rate (max)	: 1.875MHz
I/O pin	: TXD1, RXD1, RTS, CTS (optional)

#### UART2

It is designed for general purpose UART or IrDA SIR. The part of UART includes 16-byte receiving FIFO and 16-byte transmitting FIFO. TXD2/RXD2 of UART2 occupy the same pins with RTS and CTS of UART1. Once the Bluetooth function has been enabled, UART2 should be disabled.

- 254 -

Clock Source UART Type : 15MHz : general UART

FIFO Number	: 16-byte receiving FIFO and 16 byte transmitting FIFO
Modem Function	: N/A
Accessory Function	: IrDA SIR (optional)
I/O Pin	: TXD2, RXD2.
I/O Pin Share with	: UART1 (Bluetooth function)
UART3	

It is also merely a general purpose UART. It does not include any accessory function. It share four I/O pins with AC97/I<sup>2</sup>S.

Clock Source	: 15MHz
UART Type	: general UART
FIFO Number	: 16-byte receiving FIFO and 16 byte transmitting FIFO
Modem Function	: DTR, DSR
Accessory Function	: N/A
I/O Pin	: TXD3, RXD3, DTR, DSR
I/O Pin Share with	: AC97_DATAO, AC97_DATAI, AC97_SYNC, AC97_BITCLK

#### Table 6.10.1 NUC745 UART features list

BLOCK NUMBER	UART TYPE	CLOCK SOURCE	MODEM FUNCTION SIGNALS	IO PINS	DESIGN TARGET
0	General UART	15M	N/A	TxD0, RXD0	General UART
1	High speed UART	15M, 30M, 43.6M, 48M, 60M	CTS, RTS	TXD1, RXD1, CTS1, RTS1	General UART/ Bluetooth
2	General UART	15M	N/A	TX2, RX2	General UART/IrDA SIR
3	General UART	15M	DTR, DSR	TXD3, RXD3, DRT3, DSR3	General UART



#### 6.10.1 UART0

UART0 is a general UART block. It is same as the UART in W90N740 but without Modem I/O signals. More detail function description, please refer to section 7.10.5 **General UARTcontroller description** 

REGISTER	ADDRESS	R/W	OTHER CONDITION	RESET VALUE
UART0_RBR	0xFFF8_0000	R	DLAB=0	Undefined
UART0_THR	0xFFF8_0000	W	DLAB=0	Undefined
UART0_IER	0xFFF8_0004	R/W	DLAB=0	0x0000_0000
UART0_DLL	0xFFF8_0000	R/W	DLAB=1	0x0000_0000
UART0_DLM	0xFFF8_0004	R/W	DLAB=1	0x0000_0000
UART0_IIR	0xFFF8_0008	R		0x8181_8181
UART0_FCR	0xFFF8_0008	W		Undefined
UART0_LCR	0xFFF8_000c	R/W		0x0000_0000
Reserved	0xFFF8_0010			
UART0_LSR	0xFFF8_0014	R		0x6060_6060
Reserved	0xFFF8_0018			
UART0_TOR	0xFFF8_001c	R/W		0x0000_0000

Table	6 10 2	UARTO	Register	Man
Iable	0.10.2		ILEGISLEI	wap

#### 6.10.2 UART1

The UART1 is designed for general purpose UART or Bluetooth HCI transport layer. It is a high speed UART with 64-byte receive FIFO and 64-byte transmit FIFO. To perform 1.875MHz maximum baud rate, UART1 has 5 clock sources, 15M, 30M, 43.6M, 48M, and 60M. The first one is from external 15M crystal clock and the other are divided from system PLL 480MHz output. More detail about high speed UART, please refer to next section 7.10.6 **High Speed UART controller function description**.

The block UART1 offer 4 I/O signals, TX, RX, CTS, and RTS. CTS and RTS are used as flow control for Bluetooth. CTS and RTS share the same I/O pins with TX and RX in block UART2.

- 256 -

REGISTER	ADDRESS	R/W	OTHER CONDITION	RESET VALUE
UART1_RBR	0xFFF8_0100	R	DLAB=0	Undefined
UART1_THR	0xFFF8_0100	W	DLAB=0	Undefined
UART1_IER	0xFFF8_0104	R/W	DLAB=0	0x0000_0000
UART1_DLL	0xFFF8_0100	R/W	DLAB=1	0x0000_0000
UART1_DLM	0xFFF8_0104	R/W	DLAB=1	0x0000_0000
UART1_IIR	0xFFF8_0108	R	X	0x8181_8181
UART1_FCR	0xFFF8_0108	W		Undefined
UART1_LCR	0xFFF8_010c	R/W		0x0000_0000
UART1_MCR	0xFFF8_0110	R/W		0x0000_0000
UART1_LSR	0xFFF8_0114	R		0x6060_6060
UART1_MSR	0xFFF8_0118	R		0x0000_0000
UART1_TOR	0xFFF8_011c	R/W		0x0000_0000
UART1_UBCR	0xFFF8_0120	R/W		0x0000_0000

#### Table 6.10.3 UART1 Register Map

#### UART1 Bluetooth Control Register (UART1\_UBCR)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
UART1_UBCR	0xFFF8_0120	R/W	UART 1 Bluetooth Control Register	0x0000_0000

REGISTER		RESS I	R/W		DESCRIP	RESI	I VALUE		
UART1_UBC	CR 0xFFF	8_0120 F	R/W	UART 1 B	UART 1 Bluetooth Control Register		0x00	0x0000_0000	
<u></u>									
31	30	29	ĺ	28	27	26	25	24	
Ni.	Reserved								
23	22	21		20	19	18	17	16	
	Reserved								
15	14	13		12	11	10	9	8	
·			rved						
7	6	5		4	3	2	1	0	
		Reserve	ed				UBCR[2:0]		

- 257 -

BITS		DESCRIPTIONS					
[31:3]	Reserved						
		UBCR is a 3 bits register which is used to select clock source to generate suitable baud rate:					
		000: 15Mhz from external crystal					
[2:0]	UBCR	100: 30Mhz divided from PLL 480Mhz					
		101: 43.6Mhz divided from PLL 480Mhz					
		110: 48Mhz divided from PLL 480Mhz					
		111: 60Mhz divided from PLL 480Mhz					

#### 6.10.3 UART2

UART2 contains 2 features: general UART and IrDA SIR decoder/encoder. UART is same as the UART of W90N740 but without modem function. Please read the spec of section 7.10.5 General UART controller function description. The IrDA SIR is described as follow:

UART2_RBR         0xFFF8_0200         R         DLAB=0         Undefined           UART2_THR         0xFFF8_0200         W         DLAB=0         Undefined           UART2_IER         0xFFF8_0204         R/W         DLAB=0         0x0000_000           UART2_DLL         0xFFF8_0200         R/W         DLAB=1         0x0000_0000           UART2_DLL         0xFFF8_0204         R/W         DLAB=1         0x0000_0000           UART2_DLM         0xFFF8_0208         R         0x8181_8181           UART2_FCR         0xFFF8_0208         W         Undefined           UART2_LCR         0xFFF8_0208         W         Undefined           UART2_LCR         0xFFF8_0206         R/W         0x0000_0000           Reserved         0xFFF8_0210         Undefined           UART2_LSR         0xFFF8_0214         R         0x6060_6060           Reserved         0xFFF8_0218         Undefined           UART2_TOR         0xFFF8_0210         R/W         0x0000_0000           UART2_IRCR         0xFFF8_0216         R/W         0x0000_0000	REGISTER	ADDRESS	R/W	OTHER CONDITION	RESET VALUE
UART2_IER         0xFFF8_0204         R/W         DLAB=0         0x0000_0000           UART2_DLL         0xFFF8_0200         R/W         DLAB=1         0x0000_0000           UART2_DLM         0xFFF8_0204         R/W         DLAB=1         0x0000_0000           UART2_IIR         0xFFF8_0208         R         0x8181_8181           UART2_FCR         0xFFF8_0208         W         Undefined           UART2_LCR         0xFFF8_020C         R/W         0x0000_0000           Reserved         0xFFF8_0210         Undefined           UART2_LSR         0xFFF8_0214         R         0x6060_6060           Reserved         0xFFF8_0218         Undefined         Undefined           UART2_TOR         0xFFF8_021C         R/W         0x0000_0000	UART2_RBR	0xFFF8_0200	R	DLAB=0	Undefined
UART2_DLL         0xFFF8_0200         R/W         DLAB=1         0x0000_0000           UART2_DLM         0xFFF8_0204         R/W         DLAB=1         0x0000_0000           UART2_IIR         0xFFF8_0208         R         0x8181_8181           UART2_FCR         0xFFF8_0208         W         Undefined           UART2_LCR         0xFFF8_020c         R/W         0x0000_0000           Reserved         0xFFF8_0210         Undefined         Undefined           UART2_LSR         0xFFF8_0214         R         0x6060_6060           Reserved         0xFFF8_0218         Undefined         Undefined           UART2_TOR         0xFFF8_021C         R/W         0x0000_0000	UART2_THR	0xFFF8_0200	W	DLAB=0	Undefined
UART2_DLM         0xFFF8_0204         R/W         DLAB=1         0x0000_0000           UART2_IIR         0xFFF8_0208         R         0x8181_8181           UART2_FCR         0xFFF8_0208         W         Undefined           UART2_LCR         0xFFF8_020c         R/W         0x0000_0000           Reserved         0xFFF8_0210         V         0x0000_0000           UART2_LSR         0xFFF8_0214         R         0x6060_6060           Reserved         0xFFF8_0218         Undefined         Undefined           UART2_TOR         0xFFF8_021c         R/W         0x0000_0000	UART2_IER	0xFFF8_0204	R/W	DLAB=0	0x0000_0000
UART2_IIR         0xFFF8_0208         R         0x8181_8181           UART2_FCR         0xFFF8_0208         W         Undefined           UART2_LCR         0xFFF8_020c         R/W         0x0000_0000           Reserved         0xFFF8_0210         Undefined         Undefined           UART2_LSR         0xFFF8_0214         R         0x6060_6060           Reserved         0xFFF8_0218         Undefined         Undefined           UART2_TOR         0xFFF8_021c         R/W         0x0000_0000	UART2_DLL	0xFFF8_0200	R/W	DLAB=1	0x0000_0000
UART2_FCR         0xFFF8_0208         W         Undefined           UART2_LCR         0xFFF8_020c         R/W         0x0000_0000           Reserved         0xFFF8_0210         Undefined         Undefined           UART2_LSR         0xFFF8_0214         R         0x6060_6060           Reserved         0xFFF8_0218         Undefined         Undefined           UART2_TOR         0xFFF8_021c         R/W         0x0000_0000	UART2_DLM	0xFFF8_0204	R/W	DLAB=1	0x0000_0000
UART2_LCR         0xFFF8_020c         R/W         0x0000_0000           Reserved         0xFFF8_0210         Undefined           UART2_LSR         0xFFF8_0214         R         0x6060_6060           Reserved         0xFFF8_0218         Undefined         Undefined           UART2_TOR         0xFFF8_021c         R/W         0x0000_0000	UART2_IIR	0xFFF8_0208	R		0x8181_8181
Reserved         0xFFF8_0210         Undefined           UART2_LSR         0xFFF8_0214         R         0x6060_6060           Reserved         0xFFF8_0218         Undefined           UART2_TOR         0xFFF8_021c         R/W         0x0000_0000	UART2_FCR	0xFFF8_0208	W		Undefined
UART2_LSR         0xFFF8_0214         R         0x6060_6060           Reserved         0xFFF8_0218         Undefined           UART2_TOR         0xFFF8_021c         R/W         0x0000_0000	UART2_LCR	0xFFF8_020c	R/W		0x0000_0000
Reserved         0xFFF8_0218         Undefined           UART2_TOR         0xFFF8_021c         R/W         0x0000_0000	Reserved	0xFFF8_0210			Undefined
UART2_TOR 0xFFF8_021c R/W 0x0000_0000	UART2_LSR	0xFFF8_0214	R		0x6060_6060
	Reserved	0xFFF8_0218			Undefined
UART2_IRCR 0xFFF8_0220 R/W 0x0000_0040	UART2_TOR	0xFFF8_021c	R/W		0x0000_0000
Cherry Ch	UART2_IRCR	0xFFF8_0220	R/W		0x0000_0040
	UART2_IRCR	0xFFF8_0220	R/W		0x0000_0040

#### Table 6.10.4 UART2 Register Map

### UART2 IrDA Control Register (UART2\_IRCR)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
UART2_IRCR	0xFFF8_0220	R/W	UART 2 IrDA Control Register	0x0000_0040

					and the second second						
31	30	29	28	27	26	25	24				
Reserved											
23	22	21	20	19	18	17	16				
Reserved											
15	14	13	12	11	10	9	8				
Reserved											
7	6	5	4	3	2	1	0				
Reserved	INV_RX	INV_TX	Reserved	Reserved	LB	TX_SELECT	IrDA_EN				

BITS		DESCRIPTIONS
[31:7]	Reserved	Reserved
[6]	INV_RX	1: Inverse RX input signal 0: No inversion
[5]	INV_TX	1: Inverse TX output signal 0: No inversion
[4:3]	Reserved	Reserved
[2]	LB	IrDA loop back mode for self test. 1: enable IrDA loop back mode 0: disable IrDA loop back mode
[1]	TX_SELECT	1: enable IrDA transmitter 0: enable IrDA receiver
[0]	IrDA_EN	1: enable IrDA block 0: disable IrDA block
		Publication Release Date: November 23, 2013 - 259 - Revision A3



#### 6.10.4 UART3

- UART3 is a general UART block. It is same as the UART in W90N740 but with some Modem I/O signals.
- More detail general UART function description, please refer to next section 7.10.5 General UART controller.

			egioto: inch	
REGISTER	ADDRESS	R/W	OTHER CONDITION	RESET VALUE
UART3_RBR	0xFFF8_0300	R	DLAB=0	Undefined
UART3_THR	0xFFF8_0300	W	DLAB=0	Undefined
UART3_IER	0xFFF8_0304	R/W	DLAB=0	0x0000_0000
UART3_DLL	0xFFF8_0300	R/W	DLAB=1	0x0000_0000
UART3_DLM	0xFFF8_0304	R/W	DLAB=1	0x0000_0000
UART3_IIR	0xFFF8_0308	R		0x8181_8181
UART3_FCR	0xFFF8_0308	W		Undefined
UART3_LCR	0xFFF8_030c	R/W		0x0000_0000
UART3_MCR	0xFFF8_0310	R/W		0x0000_0000
UART3_LSR	0xFFF8_0314	R		0x6060_6060
UART3_MSR	0xFFF8_0318	R		0x0000_0000
UART3_TOR	0xFFF8_031c	R/W		0x0000_0000

#### Table 6.10.5 UART3 register map

#### UART3 Modem Control Register (UART3\_MCR)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
UART3_MCR	0xFFF8_0310	R/W	UART 3 Modem Control Register	0x0000_0000

31	30	29	28	27	26	25	24				
Reserved											
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	Reserved										
7	6	5	4	3	2	1	0				
Reserved	Reserved	Reserved	LBME	Reserved	Reserved	Reserved	DTR#				

- 260 -

Note: UART3\_MCR is subset of MCR in NUC745. Please refer to section 7.10.5 'General UART Controller'.

			<u> </u>	· -					
REGISTER	ADDRE	ADDRESS R/W			DESCRIPTION			RESET VALUE	
UART3_MS	R 0xFFF8_	0xFFF8_0318 R		UART 3 Mo	dem Status F	Register	0x0	000_000	
					S)	×.	·		
31	30	2	9	28	27	26	25	24	
Reserved									
23	22	2	1	20	19	18	17	16	
				Rese	erved				
15	14	1:	3	12	11	10	9	8	
	Reserved								
7	6	5	5	4	3	2	1	0	
Reserved	Reserved	DS	R#	Reserved	Reserved	Reserved	DDSR	Reserved	

#### UART3 Modem Status Register (UART3\_MSR)

Note: UART3\_MSR is subset of MSR in NUC745. Please refer to section 7.10.5 'General UART Controller'.

#### 6.10.5 General UART Controller

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data characters received from the peripheral such as MODEM, and a parallel-to-serial conversion on data characters received from the CPU. There are five types of interrupts, i.e., line status interrupt, transmitter FIFO empty interrupt, receiver threshold level reaching interrupt, time out interrupt, and MODEM status interrupt. One 16-byte transmitter FIFO (TX\_FIFO) and one 16-byte (plus 3-bit of error data per byte) receiver FIFO (RX\_FIFO) has been built in to reduce the number of interrupts presented to the CPU. The CPU can completely read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt) found. The UART includes a programmable baud rate generator that is capable of dividing crystal clock input by divisors to produce the clock that transmitter and receiver needed. The equation is

#### BaudOut = crystal clock / 16 \* [Divisor + 2].

The UART includes the following features:

- Transmitter and receiver are buffered with a 16-byte FIFO each to reduce the number of interrupts presented to the CPU.
- Subset of MODEM control functions (DSR, DTR, by IP selection)
- Fully programmable serial-interface characteristics:
  - -- 5-, 6-, 7-, or 8-bit character
  - -- Even, odd, or no-parity bit generation and detection
  - -- 1-, 1&1/2, or 2-stop bit generation
  - -- Baud rate generation

- 261 -

- Line break generation and detection
- False start bit detection
- Full prioritized interrupt system controls
- Loop back mode for internal diagnostic testing

#### 6.10.5.1. **UART Control Registers Map**

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
UART_RBR	0x00	R	Receive Buffer Register (DLAB = 0)	Undefined
UART_THR	0x00	W	Transmit Holding Register (DLAB = 0)	Undefined
UART_IER	0x04	R/W	Interrupt Enable Register (DLAB = 0)	0x0000_0000
UART_DLL	0x00	R/W	Divisor Latch Register (LS) (DLAB = 1)	0x0000_0000
UART_DLM	0x04	R/W	Divisor Latch Register (MS) (DLAB = 1)	0x0000_0000
UART_IIR	0x08	R	Interrupt Identification Register	0x8181_8181
UART_FCR	0x08	W	FIFO Control Register	Undefined
UART_LCR	0x0C	R/W	Line Control Register	0x0000_0000
UART_MCR	0x10	R/W	Modem Control Register (Optional)	0x0000_0000
UART_LSR	0x14	R	Line Status Register	0x6060_6060
UART_MSR	0x18	R	MODEM Status Register (Optional)	0x0000_0000
UART_TOR	0x1C	R/W	Time Out Register	0x0000_0000

Note: Real register address = 0xFFF8\_0000+ (UART number - 1) \* (0x0100) + offset

Note: All of these registers are implemented 8-bit in UART design and it will be repeated 4 times before send to APB bus. For example, when ARM CPU read register UARTn BRR, ARM CPU will get UART0 RBR = {RBR[7:0], RBR[7:0], RBR[7:0], RBR[7:0]}.

#### UART Receive Buffer Register (UART\_RBR)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
UART_RBR	0x00	R	Receive Buffer Register (DLAB = 0)	Undefined
° On	20			
			Publication Release Do	te: November 23, 2013
			- 262 -	Revision A3

31	30	29	28	27	26	25	24				
Reserved											
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
	Reserved										
7	6	5	4	3	2	1	0				
			8-bit Rece	eived Data							

BITS		DESCRIPTIONS
[7:0]	8-bit Received Data	By reading this register, the UART will return an 8-bit data received from SIN pin (LSB first).

### UART Transmit Holding Register (UART\_THR)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
UART_THR	0x00	W	Transmit Holding Register (DLAB = 0)	Undefined

	31	30	29	28	27	26	25	24					
		Reserved											
	23	22	21	20	19	18	17	16					
		Reserved											
n's	15	14	13	12	11	10	9	8					
	Reserved												
	7	6	5	4	3	2	1	0					
				8-bit Transı	mitted Data								

BITS	DESCRIPTIONS					
[7:0]	8-bit Transmitted Data	By writing to this register, the UART will send out an 8-bit data through the SOUT pin (LSB first).				

#### UART Interrupt Enable Register (UART\_IER)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
UART_IER	0x04	R/W	Interrupt Enable Register (DLAB = 0)	0x0000_0000

31	30	29	28	27	26	25	24				
	Reserved										
23	22	21	20	19	18	17	16				
	Reserved										
15	14	13	12	11	10	9	8				
			Rese	rved							
7	6	5	4	3	2	1	0				
F	RESERVED		nDBGACK_EN	MSIE	RLSIE	THREIE	RDAIE				
·											

	BITS		DESCRIPTIONS						
	[31:5]	Reserved	- ×						
	[4]	nDBGACK_EN	ICE debug mode acknowledge enable 0 = When DBGACK is high, the UART receiver time-out clock will be held 1 = No matter what DBGACK is high or not, the UART receiver timer-out clock will not be held						
	[3]	MSIE	MODEM Status Interrupt (Irpt_MOS) Enable 0 = Mask off Irpt_MOS 1 = Enable Irpt_MOS						
	[2]	RLSIE	Receive Line Status Interrupt (Irpt_RLS) Enable 0 = Mask off Irpt_RLS 1 = Enable Irpt_RLS						
	[1]	THREIE	Transmit Holding Register Empty Interrupt (Irpt_THRE)         Enable       0 = Mask off Irpt_THRE         1 = Enable Irpt_THRE						
	[0]	RDAIE	Receive Data Available Interrupt (Irpt_RDA) Enable and Time-out Interrupt (Irpt_TOUT) Enable 0 = Mask off Irpt_RDA and Irpt_TOUT 1 = Enable Irpt_RDA and Irpt_TOUT						
	[0]	RDAIE	Time-out Interrupt (Irpt_TOUT) Enable 0 = Mask off Irpt_RDA and Irpt_TOUT						

### UART Divider Latch (Low Byte) Register (UART\_DLL)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
UART_DLL	0x00	R/W	Divisor Latch Register (LS) (DLAB = 1)	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	Var a	23	
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	<u> </u>	Ba	ud Rate Divi	der (Low By	/te)		<u>.</u>
							80

BITS		DESCRIPTIONS	0
[7:0]	Baud Rate Divider (Low Byte)	The low byte of the baud rate divider	

### UART Divisor Latch (High Byte) Register (UART\_DLM)

REGISTER	OFFSET	R/W	R/W DESCRIPTION RESET VA					
UART_DLM	0x04	R/W	Divisor Latch R	egister (MS) (	DLAB = 1)		0x0	000_0000
31	30	29	28	27	26	2	:5	24
			Res	erved				
23	22	21	20	19	18	1	7	16
			Res	erved		•		
15	14	13	12	11	10		9	8
			Res	erved				
7	6	5	4	3	2		1	0
			Baud Rate Div	ider (High By	/te)			
				Pub - 265 -	lication Releas	se Date	: Nover	nber 23, 20 Revision 1

BITS	DESCRIPTIONS					
[7:0]	Baud Rate Divider (High Byte)	The high byte of the baud rate divider				

This 16-bit divider {DLM, DLL} is used to determine the baud rate as follows

Baud Rate = Crystal Clock / {16 \* [Divisor + 2]}

Note: This definition is different from 16550

### UART Interrupt Identification Register (UART\_IIR)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
UART_IIR	0x08	R	Interrupt Identification Register	0x8181_8181

						1.01	10.11			
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			Rese	erved						
7	6	5	4	3	2	1	0			
FMES	RF	TLS	DMS	IID			NIP			

	BITS		DESCRIPTIONS
, etc.			<b>FIFO Mode Enable Status</b> This bit indicates whether the FIFO mode is enabled or not. Since the FIFO
no.	[7]	FMES	mode is always enabling, this bit always shows the logical 1 when CPU is reading this register.
Mrs &	902		RX FIFO Threshold Level Status
- D	[6:5] RFTLS		These bits show the current setting of receiver FIFO threshold level (RTHO). The meaning of RTHO is defined in the following FCR description.
	[4]	DMS	<b>DMA Mode Select</b> The DMA function is not implemented in this version. When reading IIR, the DMS is always returned 0.
	[3:1]	IID	Interrupt Identification The IID together with NIP indicates the current interrupt request from UART
	[0]	NIP	No Interrupt Pending There is no pending interrupt.

IIR [3:0]	PRIORITY	INTERRUPT TYPE	INTERRUPT SOURCE	INTERRUPT RESET CONTROL	
1		None None			
0110	Highest	Receiver Line Status (Irpt_RLS)	Overrun error, parity error, framing error, or break interrupt	Reading the LSR	
0100	Second	Received Data Available (Irpt_RDA)	Receiver FIFO threshold level is reached	Receiver FIFO drops below the threshold level	
1100	Second	Receiver FIFO Time-out (Irpt_TOUT)	Receiver FIFO is non-empty and no activities are occurred in the receiver FIFO during the TOR defined time duration	Reading the RBR	
0010	Third	Transmitter Holing Register Empty (Irpt_THRE)	Transmitter holding register empty	Reading the IIR (if source of interrupt is Irpt_THRE) or writing into the THR	
0000	Fourth	MODEM Status (Irpt_MOS)	The CTS, DSR, or DCD bits are changing state or the RI bit is changing from high to low.	Reading the MSR	

#### **Table 6.10.6 Interrupt Control Functions**

Note: These definitions of bit 7, bit 6, bit 5, and bit 4 are different from the 16550

### UART FIFO Control Register (UART\_FCR)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
UART_FCR	0x08	W	FIFO Control Register	Undefined

25			Res	erved			
23	22	21	20	19	18	17	
			Res	erved			
15	14	13	12	11	10	9	
			Res	erved		-	
7	6	5	4	3	2	1	
RFI	٢L	RE	SERVED	DMS	TFR	RFR	F

BITS		DESCRIPTIONS							
		RX FIFO Interrupt	(Irpt_RDA) Trigger Level						
		RFITL [7:6]	Irpt_RDA Trigger Level (Bytes)						
	DEITI	00	01						
[7:6]	RFITL	01	04						
		10	08						
		11	14						
[3]	DMS		DMA Mode Select The DMA function is not implemented in this version.						
[2]	TFR	TX FIFO becomes	generate an OSC cycle reset pulse to rese empty (TX pointer is reset to 0) after such matically after the reset pulse is generated.						
		RX FIFO Reset		(2) (					
[1]	RFR	RX FIFO becomes	generate an OSC cycle reset pulse to rese s empty (RX pointer is reset to 0) after such matically after the reset pulse is generated.						
		FIFO Mode Enable	e						
[0]	FME	effect while readin	always operating in the FIFO mode, writin ing always gets logical one. This bit must b in to; otherwise, they will not be programme	be 1 when other					

### UART Line Control Register (UART\_LCR)

REGISTER	OFFSET	R/W		DESCRIPTIO	ON		RES	ET VALUE
UART_LCR	0x0C	R/W	Line Control Reg	gister			0x0	000_0000
1								
31	30	29	28	27	26	2	5	24
a the			Rese	erved				
23	22	21	20	19	18	1	7	16
			Rese	erved				
15	14	13	12	11	10	g	)	8
			Rese	erved				
7	6	5	4	3	2	1		0
DLAB	BCB	SPE	EPE	PBE	NSB		WL	S
<u>.</u>	0	A CONTRACT		Pub - 268 -	lication Releas	se Date:	Noven	nber 23, 2013 Revision A3

BITS		DESCRIPTIONS						
[7]	DLAB	Divider Latch Access Bit 0 = It is used to access RBR, THR or IER. 1 = It is used to access Divisor Latch Registers {DLL, DLM}						
[6]	BCB	Break Control Bit When this bit is set to logic 1, the serial data output (SOUT) is forced to the Spacing State (logic 0). This bit acts only on SOUT and has no effect on the transmitter logic.						
[5]	SPE	<ul> <li>Stick Parity Enable</li> <li>0 = Disable stick parity</li> <li>1 = Parity bit is transmitted and checked as a logic 1 if bit 4 is 0 (odd parity), or as a logic 0 if bit 4 is 1 (even parity). This bit has effect only when bit 3 (parity bit enable) is set.</li> </ul>						
[4]	EPE	<ul> <li>Even Parity Enable</li> <li>0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits.</li> <li>1 = Even number of logic 1's are transmitted or checked in the data word and parity bits.</li> <li>This bit has effect only when bit 3 (parity bit enable) is set.</li> </ul>						
[3]	PBE	<ul> <li>Parity Bit Enable</li> <li>0 = Parity bit is not generated (transmit data) or checked (receive data) durin transfer.</li> <li>1 = Parity bit is generated or checked between the "last data word bit" and "stop bit of the serial data.</li> </ul>						
[2]	NSB	Number of "STOP bit" 0= One "STOP bit" is generated in the transmitted data 1= One and a half "STOP bit" is generated in the transmitted data when 5-bit word length is selected; Two "STOP bit" is generated when 6-, 7- and 8-bit word length is selected.						
[1:0]	WLS	Word Length SelectWLS[1:0]Character length005 bits016 bits107 bits118 bits						
	K	Publication Release Date: November 23, 20. - 269 - Revision A						

REGISTER	OFFSET	R/W		DESCRIPTION				
UART_MCR	0x10	R/W	Modem Con	Modem Control Register (Optional)				
	·			~	S. X			
31	30	29	28	27	26	25	24	
			F	Reserved	VQ.	200		
23	22	21	20	19	18	17	16	
			F	Reserved		So C	22	
15	14	13	12	11	10	9	8	
			F	Reserved		Ž	0.6	
7	6	5	4	3	2	1	0	
R	eserved		LBME	Reserve	Reserve	Reserved	DTR#	

### UART Modem Control Register (UART MCR)

BITS		DESCRIPTIONS						
[31:5]	Reserved	-						
		Loop-back Mode Enable						
		0 = Disable						
[4]	LBME	1 = When the loop-back mode is enabled, the following signals are connected internally						
		SOUT connected to SIN and SOUT pin fixed at logic 1						
		DTR# connected to DSR# and DTR# pin fixed at logic 1						
[3:1]	Reserved	-						
1. C.		Complement version of DTR# (Data-Terminal-Ready) signal						
[0]	DTR	Writing 0x00 to MCR, the DTR# bit are set to logic 1's;						
No.		Writing 0x0f to MCR, the DTR# bit are reset to logic 0's.						

### UART Line Status Control Register (UART\_LSR)

REGISTER	OFFSET	R/W	DESCI	RESET VALUE	
UART_LSR	0x14	R	Line Status Register		0x6060_6060
			- 270 -	Publication Release Date	November 23, 2013 : Revision A3
			- 270 -		Revision AS

31	30	29	28	27	26	25	24
	•		Rese	rved	•		
23	22	21	20	19	18	17	16
			Rese	rved			
15	14	13	12	11	10	9	8
			Rese	rved	2 7 L		
7	6	5	4	3	2	1	0
ERR_RX	TE	THRE	BII	FEI	PEI	OEI	RFDR
					122	T.	

	BITS		DESCRIPTIONS
	[31:8]	Reserved	- Show
	[7]	ERR_RX	<b>RX FIFO Error</b> 0 = RX FIFO works normally 1 = There is at least one parity error (PE), framing error (FE), or break indication (BI) in the FIFO. ERR_RX is cleared when CPU reads the LSR and if there are no subsequent errors in the RX FIFO.
	[6]	TE	<b>Transmitter Empty</b> 0 = Either Transmitter Holding Register ( <b>THR</b> - TX FIFO) or Transmitter Shift Register ( <b>TSR</b> ) are not empty. 1 = Both THR and TSR are empty.
AL COLLEGE	[5]	THRE	Transmitter Holding Register Empty 0 = THR is not empty. 1 = THR is empty. THRE is set when the last data word of TX FIFO is transferred to Transmitter Shift Register (TSR). The CPU resets this bit when the THR (or TX FIFO) is loaded. This bit also causes the UART to issue an interrupt (Irpt_THRE) to the CPU when IER [1]=1.
	[4]	BII	<b>Break Interrupt Indicator</b> This bit is set to a logic 1 whenever the received data input is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU reads the contents of the LSR.
	[3]	FEI	Framing Error Indicator This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU reads the contents of the LSR.
		AL AND	Publication Release Date: November 23, 2013 - 271 - Revision A3

Continued.

BITS		DESCRIPTIONS						
[2]	PEI	Parity Error Indicator This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU reads the contents of the LSR.						
[1]	OEI	<b>Overrun Error Indicator</b> An overrun error will occur only after the RX FIFO is full and the next character has been completely received in the shift register. The character in the shift register is overwritten, but it is not transferred to the RX FIFO. OE is indicated to the CPU as soon as it happens and is reset whenever the CPU reads the contents of the LSR.						
[0]	RFDR	RX FIFO Data Ready0 = RX FIFO is empty1 = RX FIFO contains at least 1 received data word.						

LSR [4:2] (BII, FEI, PEI) are revealed to the CPU when its associated character is at the top of the RX FIFO. These three error indicators are reset whenever the CPU reads the contents of the LSR.

LSR [4:1] (BII, FEI, PEI, OEI) are the error conditions that produce a "receiver line status interrupt" (Irpt\_RLS) when IER [2]=1. Reading LSR clears Irpt\_RLS. Writing LSR is a null operation (not suggested)

#### UART Modem Status Register (UART\_MSR)

UART_MSR         0x18         R         MODEM Status Register (Optional)         0x0000_	0000

23	22	21	20	19	18	17
Se O			Rese	erved		
15	14	13	12	11	10	9
- Us	2		Rese	erved	•	•
7	6	5	4	3	2	1
Reserved	Reserved	) DSR#	Reserved	Reserved	Reserved	DDSR

BITS		DESCRIPTIONS
[31:6]	Reserved	
[5]	DSR#	Complement version of data set ready (DSR#) input (This bit is selected by IP)
[4:2]	Reserved	
[1]	DDSR	<b>DSR# State Change (This bit is selected by IP)</b> This bit is set whenever DSR# input has changed state, and it will be reset if the CPU reads the MSR.
[0]	Reserved	

Whenever any of MSR [3:0] is set to logic 1, a Modern Status Interrupt is generated if IER[3]=1. Writing MSR is a null operation (not suggested).

### UART Time Out Register (UART\_TOR)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
UART_TOR	0x1C	R/W	Time Out Register	0x0000_0000

							<i>Q</i> .	
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
			Rese	rved				
7	6	5	4	3	2	1	0	
TOIE	TOIC							

7		6	5	4	3	2	1	0	
то	IE	TOIC							
BITS		DESCRIPTIONS							
[31:8]	Reserved	-							
[7]	TOIE	<b>Time Out Interrupt Enable</b> The feature of receiver time out interrupt is enabled when TOR [7] = IER[0] = 1							
[6:0]	TOIC	The rate) time com TOR	time out co whenever t out count parator (TO	the RX FIFC er (TOUT_ IC), a recei <sup>,</sup>	and starts 7 receives a CNT) is e 7 r time ou	a new data equal to th t interrupt (l	word. Once nat of time Irpt_TOUT)	clock = baud the content of out interrupt is generated if o empty clears	

- 273 -

## nuvoton

#### 6.10.6 High speed UART Controller

The High Speed Universal Asynchronous Receiver/Transmitter (HS UART) performs a serial-toparallel conversion on data characters received from the peripheral, and a parallel-to-serial conversion on data characters received from the CPU. There are five types of interrupts, they are, transmitter FIFO empty interrupt, receiver threshold level reaching interrupt, line status interrupt (overrup error or parity error or framing error or break interrupt), time out interrupt, and Modem status interrupt. One 64byte transmitter FIFO (TX FIFO) and one 64-byte (plus 3-bit of error data per byte) receiver FIFO (RX FIFO) has been built in to reduce the number of interrupts presented to the CPU. The CPU can completely read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt) found. The UART includes a programmable baud rate generator that is capable of dividing crystal clock input by divisors to produce the clock that transmitter and receiver needed. The equation is

#### Baud Out = crystal clock / 16 \* [Divisor + 2].

The UART includes the following features:

- Transmitter and receiver are buffered with a 64-byte FIFO each to reduce the number of interrupts presented to the CPU.
- Subset of MODEM control function(selected by IP)
- Fully programmable serial-interface characteristics:
  - ⊳ 5-, 6-, 7-, or 8-bit character
  - $\triangleright$ Even, odd, or no-parity bit generation and detection
  - 1-, 1&1/2, or 2-stop bit generation
  - $\triangleright$ Baud rate generation
- False start bit detection
- Full-prioritized interrupt system controls
- Not support Loop back mode

#### 6.10.6.1. High Speed UART Control Registers Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
HSUART_RBR	0x00	R	Receive Buffer Register (DLAB = 0)	Undefined
HSUART_THR	0x00	W	Transmit Holding Register (DLAB = 0)	Undefined
HSUART_IER	0x04	R/W	Interrupt Enable Register (DLAB = 0)	0x0000_0000
HSUART_DLL	0x00	R/W	Divisor Latch Register (LS)(DLAB = 1)	0x0000_0000
HSUART_DLM	0x04	R/W	Divisor Latch Register (MS)(DLAB = 1)	0x0000_0000
	-OS		Publication Release Date: N - 274 -	lovember 23, 2013 Revision A3

Continued.

			1.071	
REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
HSUART_IIR	0x08	R	Interrupt Identification Register	0x8181_8181
HSUART_FCR	0x08	W	FIFO Control Register	Undefined
HSUART_LCR	0x0C	R/W	Line Control Register	0x0000_0000
HSUART_MCR	0x10	R/W	Modem Control Register (Optional)	0x0000_0000
HSUART_LSR	0x14	R	Line Status Register	0x6060_6060
HSUART_MSR	0x18	R	MODEM Status Register (Optional)	0x0000_0000
HSUART_TOR	0x1C	R/W	Time Out Register	0x0000_0000

Note: Real register address = 0xFFF8\_0000+ (UART number - 1) \* (0x0100) + offset

NOTE: All of these registers are implemented 8-bit in UART design and it will be repeated 4 times before send to APB bus. For example, when ARM CPU read register UART1 BRR, ARM CPU will get UART1\_RBR = {RBR[7:0], \_RBR[7:0], RBR[7:0], RBR[7:0]}.

#### HSUART Receive Buffer Register (HSUART\_RBR)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
HSUART_RBR	0x00	R	Receive Buffer Register (DLAB = 0)	Undefined

31	30	29	28	27	26	25	24
			Rese	rved			
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
92	Reserved						
7	6	5	4	3	2	1	0
8-bit Received Data							

BITS	DESCRIPTIONS					
[7:0]	8-bit Received Data By reading this register, the UART will return an 8-bit or received from SIN pin (LSB first).					
	No St					
		Publication Release Date: November 23, 2013				
		- 275 - Revision A3				

HSUART Transmit Holding Register (HSUART_THR)
---

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
HSUART_THR	0x00	W	Transmit Holding Register (DLAB = 0)	Undefined

				14.7			
31	30	29	28	27	26	25	24
			Rese	rved	Yah	23	
23	22	21	20	19	18	17	16
	•		Rese	rved	9	52 C	5.
15	14	13	12	11	10	9	8
Reserved							10,
7	6	5	4	3	2	1	0
			B-bit Transr	nitted Data	l		No.
							199.0

BITS	DESCRIPTIONS						
[7:0]	8-bit Transmitted Data	By writing to this register, the UART will send out an 8-bit data through the SOUT pin (LSB first).					

### HSUART Interrupt Enable Register (HSUART\_IER)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
HSUART_IER	0x04	R/W	Interrupt Enable Register (DLAB = 0)	0x0000_0000

3	22	21	20	19	18	17
23	<u> </u>		Reserv			
5	14	13	12	11	10	9
Un.	0		Reserv	ved		
7	6	5	4	3	2	1
R	ESERVED	The	nDBGACK_EN	MSIE	RLSIE	THREIE

BITS		DESCRIPTIONS
[31:5]	Reserved	-
[4]	nDBGACK_EN	ICE debug mode acknowledge enable 0 = When DBGACK is high, the UART receiver time-out clock will be held 1 = No matter what DBGACK is high or not, the UART receiver timer- out clock will not be held
[3]	MSIE	MODEM Status Interrupt (Irpt_MOS) Enable 0 = Mask off Irpt_MOS 1 = Enable Irpt_MOS
[2]	RLSIE	Receive Line Status Interrupt (Irpt_RLS) Enable 0 = Mask off Irpt_RLS 1 = Enable Irpt_RLS
[1]	THREIE	Transmit Holding Register Empty Interrupt (Irpt_THRE) Enable 0 = Mask off Irpt_THRE 1 = Enable Irpt_THRE
[0]	RDAIE	Receive Data Available Interrupt (Irpt_RDA) Enable and Time-out Interrupt (Irpt_TOUT) Enable 0 = Mask off Irpt_RDA and Irpt_TOUT 1 = Enable Irpt_RDA and Irpt_TOUT

### HSUART Divider Latch (Low Byte) Register (HSUART\_DLL)

REGISTE	R	OFFSET	R/W	I	DESCRIPTI	ON		RESET VALUE
HSUART_	DLL	0x00	R/W	Divisor Latch	n Register (	LS) (DLAB =	= 1)	0x0000_0000
31		30	29	28	27	26	25	24
92				Reserve	ed			
23		22	21	20	19	18	17	16
AX.	×.			Reserve	ed			
15		14	13	12	11	10	9	8
-07	24	2		Reserve	ed			
7		6	5	4	3	2	1	0
	X	AL	s. B	Baud Rate Divide	r (Low Byt	e)	•	
		NO.	0	0				
				- 22	Publi 77 -	ication Releas	e Date: N	November 23, 201. Revision A.

BITS		DESCRIPTIONS
[31:8]	Reserved	
[7:0]	Baud Rate Divisor (Low Byte)	The low byte of the baud rate divider

### HSUART Divisor Latch (High Byte) Register (HSUART\_DLM)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
HSUART_DLM	0x04	R/W	Divisor Latch Register (MS) (DLAB = 1)	0x0000_0000

						A.				
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			Reserve	ed						
7	6	5	4	3	2	1	0			
Baud Rate Divider (High Byte)										

BITS		DESCRIPTIONS					
[31:8]	Reserved						
[7:0]	Baud Rate Divisor (High Byte)	The high byte of the baud rate divider					

This 16-bit divider {DLM, DLL} is used to determine the baud rate as follows

Baud Rate = Crystal Clock / {16 \* [Divisor + 2]}

### HSUART Interrupt Identification Register (HSUART\_IIR)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
HSUART_IIR	0x08	R	Interrupt Identification Register	0x8181_8181

- 278 -

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			Reserve	d	122	20				
7	6	5	4	3	2	1	0			
FMES	RF	RFTLS		IID		6.0	NIP			

BITS		DESCRIPTIONS					
[31:8]	Reserved						
		FIFO Mode Enable Status					
[7]	FMES	This bit indicates whether the FIFO mode is enabled or not. Since the FIFO mode is always enable, this bit always shows the logical 1 when CPU is reading this register.					
		RX FIFO Threshold Level Status					
[6:5] R	RFTLS	These bits show the current setting of receiver FIFO threshold level (RTHO). The meaning of RTHO is defined in the following FCR description.					
		DMA Mode Select					
[4]	DMS	The DMA function is not implemented in this version. When reading IIR, the DMS is always returned 0.					
		Interrupt Identification					
[3:1] <b>IID</b>		The IID together with NIP indicates the current interrupt request from UART.					
[0]	NIP	No Interrupt Pending					
[0]	NIP	There is no pending interrupt.					

### **Interrupt Control Functions**

IIR [3:0]	PRIORITY	INTERRUPT TYPE	INTERRUPT SOURCE	INTERRUPT RESET CONTROL		
1		None	None			
0110	Highest	Receiver Line Status (Irpt_RLS)	traming error or break			
0100	Second	Received Data Available (Irpt_RDA)	Receiver FIFO threshold level is reached	Receiver FIFO drops below the threshold level		
1100	Second	Receiver FIFO Time- out (Irpt_TOUT)	Receiver FIFO is non- empty and no activities are occurred in the receiver FIFO during the TOR defined time duration	Reading the RBR		
0010	Third	Transmitter Holing Register Empty (Irpt_THRE)	Transmitter holding register empty	Reading the IIR (if source of interrupt is Irpt_THRE) or writing into the THR		
0000	Fourth	MODEM Status (Irpt_MOS)	The CTS bits are changing state .	Reading the MSR (optional)		

Note: These definitions of bit 7, bit 6, bit 5, and bit 4 are different from the 16550.

### HSUART FIFO Control Register (HSUART\_FCR)

REGISTER HSUART_FCR		OFFSET	R/W		DESCRIPTION			RES	ET VALUE
		0x08	W W	FIFO Control Register				Undefined	
31		30	29	28	27	26	25	5	24
Reserved									
23	23 22		21	20	20 19 18	18	18 17		16
YG	1.12	2		Reser	Reserved				
15		14	13	12	11	10	9		8
	SI	o Co	2	Reserved					
7		6	5	4	3	2	1		0
		RF	TLO		DMS	TFR	RF	R	FME

BITS		DE	ESCRIPTIONS				
[31:8]	Reserved	-	D. F. A.				
		RX FIFO Interrupt (Irp	t_RDA) Trigger Level				
		RFITL	Irpt_RDA Trigger Level (Bytes)				
		0000	01				
		0001	04				
[7:4]	RFITL	0010	08				
[7.4]		0011	14				
		0100	30				
		0101	46				
		0110	62				
		others	62				
[2]		DMA Mode Select					
[3]	DMS	The DMA function is not implemented in this version.					
		TX FIFO Reset					
[2]	TFR	Setting this bit will generate an OSC cycle reset pulse to reset TX FIFO.					
		The TX FIFO becomes empty (TX pointer is reset to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated.					
		RX FIFO Reset	, , , , , , , , , , , , , , , , , , , ,				
[1]	RFR	Setting this bit will generate an OSC cycle reset pulse to reset RX FIFO.					
0		The RX FIFO becomes empty (RX pointer is reset to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated.					
50.			automatically after the reset pulse is generated.				
the second s		FIFO Mode Enable					
×		Deseuse LIADT is alway					
[0]	FME	no effect while reading	ys operating in the FIFO mode, writing this bit has always gets logical one. This bit must be 1 wher en to; otherwise, they will not be programmed.				

### HSUART Line Control Register (HSUART\_LCR)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
HSUART_LCR	0x0C	R/W	Line Control Register	0x0000_0000

	BITS	DESCRIPTIONS						
	[31:8]	Reserved						
	[7]	DLAB		<b>Bit</b> ess RBR, THR or IER. ess Divisor Latch Registe	rs {DLL, DLM}.			
	[6]	всв	Break Control Bit When this bit is set to logic 1, the serial data output (SOL forced to the Spacing State (logic 0). This bit acts on SOUT and has no effect on the transmitter logic.					
	[5]	SPE	Stick Parity Enable 0 = Disable stick parity 1 = Parity bit is transmitted and checked as a logic 1 if bit 4 0 (odd parity), or as a logic 0 if bit 4 is 1 (even parity). T bit has effect only when bit 3 (parity bit enable) is set.					
	[4]	EPE	<ul> <li>Even Parity Enable</li> <li>0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits.</li> <li>1 = Even number of logic 1's are transmitted or checked in the data word and parity bits.</li> <li>This bit has effect only when bit 3 (parity bit enable) is set.</li> </ul>					
	[3]	PBE	<ul> <li>Parity Bit Enable</li> <li>0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer.</li> <li>1 = Parity bit is generated or checked between the "last data word bit" and "stop bit" of the serial data.</li> </ul>					
the state	[2]	NSB	Number of "STOP bit"           0= One "STOP bit" is generated in the transmitted data           1= One and a half "STOP bit" is generated in the transmitted data when 5-bit word length is selected;           Two "STOP bit" is generated when 6-, 7- and 8-bit word length is selected.					
	2.24		Word Length Select					
	NOS AN	š	WLS[1:0]	Character length				
	[1:0]	WLS	00	5 bits				
	[1.0]	WL3	01	6 bits				
	2	2 00	10	7 bits				
	0	°A G	11	8 bits				

31	30	29	28	27	26	25	24
			Reserve	d	1. C		
23	22	21	20	19	18	17	16
			Reserve	d	N.		
15	14	13	12	11	10	9	8
			Reserve	ed	Y LOY	20	
7	6	5	4	3	2	1	0
DLAB	BCB	SPE	EPE	PBE	NSB	b (W	LS

### HSUART Modem Control Register (HSUART\_MCR)

								r	1022 773	
REGISTER OFF		OFF	SET	R/W	DESCRIPTION				RESET VALUE	
HSUART_	HSUART_MCR 0x10		10	R/W	Modem Control Register (Optional)				0x0000_0000	
									1	
31	31 30		29		28	27	26	25	24	
Reserved										
23	22	22 2		21	20	19	18	17	16	
Reserved										
15	14	14 1		3	12	11	10	9	8	
Reserved										
7	6 5		5	4	3	2	1	0		
	Reserved				LBME	Reserved			Reserved	

7	6	5	4	3	2	1	0	
	Reserved		LBME	Rese	erved	RTS	Reserv	
BITS			DES	CRIPTIONS				
[31:5]	Reserved	-						
	2	Loop-back	<b>Mode Enable</b>					
[4]	LBME	1 = When the loop-back mode is enabled, the following signals are connected internally:						
	N N	SOUT con	nected to SIN and	d SOUT pin	fixed at logic	c 1		
	~ (0)	RTS# conn	nected to CTS# a	nd RTS# pir	n fixed at log	iic 1		

- 283 -

Continued.

BITS	DESCRIPTIONS						
[3:2]	Reserved	- Gra					
[1]	RTS#	<b>Complement version of RTS# (Request-To-Send) signal</b> Writing 0x00 to MCR, RTS# bit are set to logic 1's; Writing 0x0f to MCR, RTS# bit are reset to logic 0's.					
[0]	Reserved	- Charles					

### HSUART Line Status Control Register (HSUART\_LSR)

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
HSUART_LSR	0x14	R	Line Status Register	0x6060_6060

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
ERR_RX	TE	THRE	BII	FEI	PEI	OEI	RFDR		

BITS		DESCRIPTIONS					
[31:8]	Reserved						
[7]	ERR_RX	<ul> <li>RX FIFO Error</li> <li>0 = RX FIFO works normally</li> <li>1 = There is at least one parity error (PE), framing error (FE), or bread indication (BI) in the FIFO. ERR_RX is cleared when CPU reads the LSR and if there are no subsequent errors in the RX FIFO.</li> </ul>					
[6]	TE	<ul> <li>Transmitter Empty</li> <li>0 = Either Transmitter Holding Register (THR - TX FIFO) or Transmitte Shift Register (TSR) are not empty.</li> <li>1 = Both THR and TSR are empty.</li> </ul>					

- 284 -

Continued.

BITS		DESCRIPTIONS
		Transmitter Holding Register Empty
		0 = THR is not empty.
[6]	TUDE	1 = THR is empty.
[5]	THRE	THRE is set when the last data word of TX FIFO is transferred to Transmitter Shift Register (TSR). The CPU resets this bit when the THR (or TX FIFO) is loaded. This bit also causes the UART to issue an interrupt (Irpt_THRE) to the CPU when IER [1]=1.
		Break Interrupt Indicator
[4]	BII	This bit is set to a logic 1 whenever the received data input is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU reads the contents of the LSR.
		Framing Error Indicator
[3]	FEI	This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU reads the contents of the LSR.
		Parity Error Indicator
[2]	PEI	This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU reads the contents of the LSR.
		Overrun Error Indicator
[1]	OEI	An overrun error will occur only after the RX FIFO is full and the next character has been completely received in the shift register. The character in the shift register is overwritten, but it is not transferred to the RX FIFO. OE is indicated to the CPU as soon as it happens and is reset whenever the CPU reads the contents of the LSR.
· A		RX FIFO Data Ready
[0]	RFDR	0 = RX FIFO is empty
Nº 1	18	1 = RX FIFO contains at least 1 received data word.

LSR [4:2] (BII, FEI, PEI) are revealed to the CPU when its associated character is at the top of the RX FIFO. These three error indicators are reset whenever the CPU reads the contents of the LSR.

LSR [4:1] (BII, FEI, PEI, OEI) are the error conditions that produce a "receiver line status interrupt" (Irpt\_RLS) when IER [2]=1. Reading LSR clears Irpt\_RLS. Writing LSR is a null operation (not suggested).

- 285 -

HSUART Modem Status Register (HSUART_MSR)						
REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE		
HSUART_MSR	0x18	R	MODEM Status Register (Optional)	0x0000_0000		

30	29	28	27	26	25	24		
Reserved								
22	21	20	19	18	17	16		
Reserved								
14	13	12	11	10	9	8		
Reserved								
6	5	4	3	2	1	0		
Reserved		CTS#		Reserved		DCTS		
	22 14 6	22 21 14 13 6 5	22         21         20           14         13         12           6         5         4	Reserved         Reserved           22         21         20         19           Reserved         Reserved         11           14         13         12         11           Reserved         Reserved         13         12         11           Reserved         Reserved         14         13         12         11	Reserved         19         18           22         21         20         19         18           Reserved           14         13         12         11         10           Reserved           6         5         4         3         2	Reserved         18         17           22         21         20         19         18         17           Reserved           14         13         12         11         10         9           Reserved           6         5         4         3         2         1		

BITS		DESCRIPTIONS					
[31:5]	Reserved	-					
[4]	CTS#	Complement version of clear to send (CTS#) input (This bit is selected by IP)					
[3:1]	Reserved	-					
[0]	DCTS	CTS# State Change (This bit is selected by IP) This bit is set whenever CTS# input has changed state, and it will be reset if the CPU reads the MSR.					

Whenever any of MSR [0] is set to logic 1, a Modem Status Interrupt is generated if IER[3]=1. Writing MSR is a null operation (not suggested).

- 286 -

nSUART Time Out Register (nSUART_TOR)								
REGISTER OFFSET		ET R/W	DESCRIPTION			RESI	RESET VALUE	
HSUART_1	OR	0x1C	R/W	Tir	me Out Regi	ster	0x00	000_0000
						X.		
31		30	29	28	27	26	25	24
	•			Reserve	d	10.0	12	
23		22	21	20	19	18	17	16
	•			Reserve	d	No.	2 Ca	
15		14	13	12	11	10	9	8
	Reserved							
7		6	5	4	3	2	1	0
TOIE					TOIC		0	20 0

		S.S.					
BITS		DESCRIPTIONS					
[31:8]	Reserved	-					
		Time Out Interrupt Enable					
[7]	TOIE	The feature of receiver time out interrupt is enabled only when TOR $[7] = IER[0] = 1$ .					
		Time Out Interrupt Comparator					
[6:0]	TOIC	The time out counter resets and starts counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (Irpt_TOUT) is generated if TOR [7] = IER [0] = 1. A new incoming data word or RX FIFO empty clears Irpt_TOUT.					

HSUART Time Out Register (HSUART\_TOR)

- 287 -

#### 6.11 Timer/Watchdog Controller

#### 6.11.1 General Timer Controller

The timer module includes two channels, TIMER0 and TIMER1, which allow you to easily implement a counting scheme for use. The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay timing, and so on. The timer possesses features such as adjustable resolution, programmable counting period, and detailed information. The timer can generate an interrupt signal upon timeout, or provide the current value of count during operation.

The general TIMER Controller includes the following features

- AMBA APB interface compatible
- Two channels with a 8-bit presale counter/24-bit down counter and an interrupt request each
- Independent clock source for each channel
- Maximum uninterrupted time = (1 / 25 MHz) \* (256) \* (2^24), if TCLK = 25 MHz

#### 6.11.2 Watchdog Timer

#### 6.11.3 Timer Control Registers Map

R: read only, W: write only, R/W: both read and write

REGISTER	ADDRESS	R/W/C	DESCRIPTION	RESET VALUE
TCSR0	0xFFF8_1000	R/W	Timer Control and Status Register 0	0x0000_0005
TCSR1	0xFFF8_1004	R/W	Timer Control and Status Register 1	0x0000_0005
TICR0	0xFFF8_1008	R/W	Timer Initial Control Register 0	0x0000_0000
TICR1	0xFFF8_100C	R/W	Timer Initial Control Register 1	0x0000_0000
TDR0	0xFFF8_1010	R	Timer Data Register 0	0x0000_0000
TDR1	0xFFF8_1014	R	Timer Data Register 1	0x0000_0000
TISR	0xFFF8_1018	R/W	Timer Interrupt Status Register	0x0000_0000
WTCR	0xFFF8_101C	R/W	Watchdog Timer Control Register	0x0000_0400

### Timer Control Register 0/1 (TCSR 0/1)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
TCSR0	0xFFF8_1000	R/W	Timer Control and Status Register 0	0x0000_0005
TCSR1	0xFFF8_1004	R/W	Timer Control and Status Register 1	0x0000_0005

- 288 -

31	30	29	28	27	26	25	24	
nDBGACK_EN	CEN	IE	MOD	E[1:0]	CRST	CACT	Reserved	
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
	PRESCALE[7:0]							

				and the second			
	BITS			DESCRIPTIONS			
	[31]	nDBGACK_EN	<ul> <li>ICE debug mode acknowledge enable</li> <li>0 = When DBGACK is high, the TIMER counter will be held</li> <li>1 = No matter DBGACK is high or not, the TIMER counter will be held</li> </ul>				
	[30]	CEN	Counter Enable 0 = Stops/Suspends counting 1 = Starts counting				
	[29]	IE	Interrupt Enable 0 = Disable TIMER Interrupt. 1 = Enable TIMER Interrupt. If timer interrupt is enabled, the timer asserts its interrupt signal when the associated counter decrements to zero.				
			Timer Operating Mode				
	[28:27]		MODE	Timer Operating Mode			
		N.		00	The timer is operating in the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CEN is automatically cleared then.		
		MODE	01	The timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).			
			10	The timer is operating in the toggle mode. The interrupt signal is generated periodically (if IE is enabled). And the associated signal (tout) is changing back and forth with 50% duty cycle.			
			11	Reserved.			

Revision A3

Continued		1080				
BITS	DESCRIPTIONS					
[26]	CRST	<ul> <li>Counter Reset</li> <li>Set this bit will reset the TIMER counter, and also force CEN to 0.</li> <li>0 = No effect.</li> <li>1 = Reset Timer's prescale counter, internal 24-bit counter and CEN.</li> </ul>				
[25]	САСТ	Timer is in Active         This bit indicates the counter status of timer.         0 = Timer is not active.         1 = Timer is in active.				
[24:8]	Reserved	Reserved				
[7:0]	PRESCALE	Prescale Clock input is divided by PRESCALE+1 before it is fed to the counter. If PRESCALE=0, then there is no scaling.				

### Timer Initial Count Register 0/1 (TICR0/1)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
TICR0	0xFFF8_1008	R/W	Timer Initial Control Register 0	0x0000_0000
TICR1	0xFFF8_100C	R/W	Timer Initial Control Register 1	0x0000_0000

b	31	30	29	28	27	26	25	24			
$\geq$	Reserved										
1	23	22	21	20	19	18	17	16			
2	A.			TIC[2	23:16]						
	15	14	13	12	11	10	9	8			
	Sal	TIC [15:8]									
	7	6	5	4	3	2	1	0			
				TIC	[7:0]						
		No.	NON C	5							
					Pul - 290 -	olication Relea	se Date: Nove	mber 23, 2013 Revision A3			

BITS	DESCRIPTIONS				
[31:24]	Reserved	Reserved			
[23:0] <b>TIC</b>	Timer Initial Count				
		This is a 24-bit value representing the initial count. Timer will reload this value whenever the counter is decremented to zero.			
	TIC	NOTE1: Never write 0x0 in TIC, or the core will run into unknown state.			
		<b>NOTE2:</b> No matter CEN is 0 or 1, whenever software write a new value into this register, TIMER will restart counting using this new value and abort previous count.			

### Timer Data Register 0/1 (TDR0/1)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
TDR0	0xFFF8_10010	R	Timer Data Register 0	0x0000_0000
TDR1	0xFFF8_10014	R	Timer Data Register 1	0x0000_0000

	31	30	29	28	27	26	25	24				
		Reserved										
	23	22	21	20	19	18	17	16				
		TDR[23:16]										
	15	14	13	12	11	10	9	8				
da	TDR [15:8]											
	7	6	5	4	3	2	1	0				
and the	TDR[7:0]											
	de.											
	BITS			DE	SCRIPTION	6						
	[31:24]	Reserved	Reserve	ed								

BITS	DESCRIPTIONS					
[31:24]	Reserved	Reserved				
[23:0]	TDR	Timer Data RegisterThe current count is registered in this 24-bit value.NOTE: Software can read a correct current value on this register only when CEN = 0, or the value represents here could not be a correct one.				

### Timer Interrupt Status Register (TISR)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
TISR	0xFFF8_1018	R/W	Timer Interrupt Status Register	0x0000_0000

31     30     29     28     27     26     25     24       Reserved       23     22     21     20     19     18     17     16       Reserved       15     14     13     12     11     10     9     8									
23 22 21 20 19 18 17 16 Reserved	31	30	30	29	28	27	26	25	24
Reserved	Reserved								
	23	22	22	21	20	19	18	17	16
15 14 13 12 11 10 9 8	Reserved								
	15	14	14	13	12	11	10	9	8
Reserved	Reserved						as as	15	
7 6 5 4 3 2 1 0	7	6	6	5	4	3	2	1	0
Reserved TIF1 TIF0	Reserved						TIF1	TIFO	

BITS	DESCRIPTIONS						
		Timer Interrupt Flag 1					
[1]		This bit indicates the interrupt status of Timer channel 1.					
	TIF1	0 = It indicates that the Timer 1 dose not countdown to zero yet.					
		1 = It indicates that the counter of Timer 1 has decremented to zero. The interrupt flag is set if it was enable.					
		<b>NOTE</b> : This bit is read only, but can be cleared by writing 1 to this bit.					
		Timer Interrupt Flag 0					
		This bit indicates the interrupt status of Timer channel 0.					
[0]	TIFO	0 = It indicates that the Timer 0 dose not countdown to zero yet.					
	110	1 = It indicates that the counter of Timer 0 has decremented to zero. The interrupt flag is set if it was enable.					
		<b>NOTE</b> : This bit is read only, but can be cleared by writing 1 to this bit.					

### Watchdog Timer Control Register (WTCR)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE           0x0000_0400	
WTCR	0xFFF8_101C	R/W	Watchdog Timer Control Register		

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
Reserved				WTCLK	nDBGACK_EN	WTTME		
7	6	5	4	3	2	1	0	
WTE	WTIE	W	WTIS WTIF		WTRF	WTRE	WTR	

F	BITS		DESCRIPTIONS
	[31:11]	Reserved	Reserved
			Watchdog Timer Clock
			This bit is used for deciding whether the Watchdog timer clock input is divided by 256 or not. Clock source of Watchdog timer is Crystal input.
	[10]	WTCLK	0 = Using original clock input
			1 = The clock input will be divided by 256
			<b>NOTE:</b> When WTTME = 1, set this bit has no effect on WDT clock (using original clock input).
		nDBGACK_EN	ICE debug mode acknowledge enable
	[9]		0 = When DBGACK is high, the Watchdog timer counter will be held
30.			1 = No matter DBGACK is high or not, the Watchdog timer counter will not be held
			Watchdog Timer Test Mode Enable
No.	[8]	WTTME	For reasons of efficiency, the 26-bit counter within the Watchdog timer is considered as two independent 13-bit counters in the test mode. They are operated concurrently and separately during the test. This approach can save a lot of time spent in the test. When the 13-bit counter overflows, a Watchdog timer interrupt is generated.
1 C	CAN.		0 = Put the Watchdog timer in normal operating mode
	Sa.	1928	1 = Put the Watchdog timer in test mode
	2	0	Watchdog Timer Enable
	[7]	WTE	0 = Disable the Watchdog timer (This action will reset the internal counter)
		VA G	1 = Enable the Watchdog timer

Continued	
Continucu	

	BITS	TS DESCRIPTIONS						
			Watchdog	Timer Interrup	ot Enable			
	[6]	WTIE	0 = Disable the Watchdog timer interrupt					
			1 = Enab	le the Watchdo	og timer interrupt			
			Watchdog	Timer Interval	Select	5		
			which inter	val is chosen,		tchdog timer. No matt is always occurred 5 <sup>-</sup> out.		
			WTIS	Interrupt Timeout	Reset Timeout	Real Time Interval (CLK=15MHz/256)		
	[5:4]	WTIS	00	2 <sup>14</sup> clocks	2 <sup>14</sup> + 1024 clocks	0.28 sec.		
			01	2 <sup>16</sup> clocks	2 <sup>16</sup> + 1024 clocks	1.12 sec.		
			10	2 <sup>18</sup> clocks	2 <sup>18</sup> + 1024 clocks	4.47 sec.		
			11	2 <sup>20</sup> clocks	2 <sup>20</sup> + 1024 clocks	17.9 sec.		
	[3]	WTIF	this bit to in the Watchd a timeout p 0 = Watc	ndicate that the log timer interru eriod has elaps	e Watchdog timer ir upt is not enabled, th sed. errupt does not occu	en the hardware will s nterrupt has occurred. nen this bit indicates th r		
2			<b>NOTE</b> : This bit is read only, but can be cleared by writing 1 to this bit.					
~	A.	WTRF	When the V bit. This flag	g can be read b	r initiates a reset, th by software to deterr	ne hardware will set th nine the source of rese		
Ľ	[2]	WTRF		atchdog timer h	has no effect on this			
Ľ	[2]	WTRF	then the Wa	-				
Ľ	[2]	WTRF	then the Wa 0 = Wato	-	has no effect on this et does not occur	ly. If WTRE is disable bit.		

Continued

DITE		DESCRIPTIONS
BITS		DESCRIPTIONS
[1]	WTRE	<ul> <li>Watchdog Timer Reset Enable</li> <li>Setting this bit will enable the Watchdog timer reset function.</li> <li>0 = Disable Watchdog timer reset function</li> <li>1 = Enable Watchdog timer reset function</li> </ul>
[0]	WTR	<ul> <li>Watchdog Timer Reset</li> <li>This bit brings the Watchdog timer into a known state. It helps reset the Watchdog timer before a timeout situation occurring. Failing to set WTR before timeout will initiates an interrupt if WTIE is set. If the WTRE bit is set, Watchdog timer reset will be occurred 512 WDT clock cycles after timeout. This bit is self-clearing.</li> <li>0 = No operation</li> <li>1 = Reset the contents of the Watchdog timer</li> </ul>

- 295 -



#### 6.12 Advanced Interrupt Controller

An *interrupt* temporarily changes the sequence of program execution to react to a particular event such as power failure, watchdog timer timeout, transmit/receive request from Ethernet MAC Controller, and so on. The ARM7TDMI processor provides two modes of interrupt, the **Fast Interrupt (FIQ)** mode for critical session and the *Interrupt* **(IRQ)** mode for general purpose. The IRQ exception is occurred when the nIRQ input is asserted. Similarly, the FIQ exception is occurred when the nFIQ input is asserted. The FIQ has privilege over the IRQ and can preempt an ongoing IRQ. It is possible to ignore the FIQ and the IRQ by setting the F and I bits in the **current program status register (CPSR)**.

The NUC745 incorporates the **advanced interrupt controller (AIC)** that is capable of dealing with the interrupt requests from a total of 32 different sources. Currently, 31 interrupt sources are defined. Each interrupt source is uniquely assigned to an *interrupt channel*. For example, the watchdog timer interrupt is assigned to channel 1. The AIC implements a proprietary eight-level priority scheme that differentiates the available 31 interrupt sources into eight priority levels. Interrupt sources within the priority level 0 have the highest priority and the priority level 7 has the lowest. To work this scheme properly, you must specify a certain priority level to each interrupt source during power-on initialization; otherwise, the system shall behave unexpectedly. Within each priority level, interrupt source that is positioned in a lower channel has a higher priority. Interrupt source that is active, enabled, and positioned in the lowest channel within the priority level 0 is promoted to the FIQ. Interrupt sources within the priority levels other than 0 can petition for the IRQ. The IRQ can be preempted by the occurrence of the FIQ. Interrupt nesting is performed automatically by the AIC.

Though interrupt sources originated from the NUC745 itself are intrinsically high-level sensitive, the AIC can be configured as either low-level sensitive, high-level sensitive, negative-edge triggered, or positive-edge triggered to each interrupt source. When the NUC745 is put in the test mode, all interrupt sources must be configured as positive-edge triggered.

The advanced interrupt controller includes the following features:

- AMBA APB bus interface
- External interrupts can be programmed as either edge-triggered or level-sensitive
- External interrupts can be programmed as either low-active or high-active
- · Has flags to reflect the status of each interrupt source
- Individual mask for each interrupt source
- Proprietary 8-level interrupt scheme to ease the burden from the interrupt
- Priority methodology is adopted to allow for interrupt daisy-chaining
- Automatically masking out the lower priority interrupt during interrupt nesting
- Automatically clearing the interrupt flag when the external interrupt source is programmed to be edge-triggered

- 296 -

#### 6.12.1 Interrupt Sources

PRIORITY	NAME	MODE	SOURCE
1 (Highest)	WDT_INT	Positive Level	Watch Dog Timer Interrupt
2	nIRQ0	Programmable	External Interrupt 0
3	nIRQ1	Programmable	External Interrupt 1
4	Reserved	-	102 12
5	Reserved	-	- 00- 00
6	AC97_INT	Positive Level	AC97 Interrupt
7	Reserved	-	· Salla
8	Reserved	-	- ~20.00
9	UART_INT0	Positive Level	UART Interrupt0
10	UART_INT1	Positive Level	UART Interrupt1
11	UART_INT2	Positive Level	UART Interrupt2
12	UART_INT3	Positive Level	UART Interrupt3
13	T_INT0	Positive Level	Timer Interrupt 0
14	T_INT1	Positive Level	Timer Interrupt 1
15	USBH_INT0	Positive Level	USB Host Interrupt 0
16	USBH_INT1	Positive Level	USB Host Interrupt 1
17	EMCTX_INT	Positive Level	EMC TX Interrupt
18	EMCRX_INT	Positive Level	EMC RX Interrupt
19	GDMA_INT0	Positive Level	GDMA Channel Interrupt 0
20	GDMA_INT1	Positive Level	GDMA Channel Interrupt 1
21	Reserved	-	-
22	USBD_INT	Positive Level	USB Device Interrupt
23	Reserved	-	-
24	Reserved	-	-
25	I <sup>2</sup> C_INT0	Positive Level	I <sup>2</sup> C Interrupt0
26	I <sup>2</sup> C_INT1	Positive Level	I <sup>2</sup> C Interrupt1
27	SSP_INT	Positive Level	SSP Interrupt
28	PWM_INT	Positive Level	PWM Timer interrupt
29	KPI_INT	Positive Level	Keypad Interrupt
30	PS2_INT	Positive Level	PS2 Interrupt
31	nIRQ2/3_INT	Positive Level	GPIO0 & GPIO30 Interrupt

Table 6.12.1 NUC745 Interrupt Sources

### nuvoton

#### **AIC Functional Description**

#### Hardware Interrupt Vectoring

The hardware interrupt vectoring can be used to shorten the interrupt latency. If not used, priority determination must be carried out by software. When the Interrupt Priority Encoding Register (AIC IPER) is read, it will return an integer representing the channel that is active and having the highest priority. This integer is equivalent to multiplied by 4 (shifted left two bits to word-align it) such that it may be used directly to index into a branch table to select the appropriate interrupt service routine vector.

#### **Priority Controller**

An 8-level priority encoder controls the nIRQ line. Each interrupt source belongs to priority group between of 0 to 7. Group 0 has the highest priority and group 7 the lowest. When more than one unmasked interrupt channels are active at a time, the interrupt with the highest priority is serviced first. If all active interrupts have equal priority, the interrupt with the lowest interrupt source number is serviced first.

The current priority level is defined as the priority level of the interrupt with the highest priority at the time the register AIC IPER is read. In the case when a higher priority unmasked interrupt occurs while an interrupt already exits, there are two possible outcomes depending on whether the AIC IPER has been read.

If the processor has already read the AIC IPER and caused the nIRQ line to be de-asserted, then the nIRQ line is reasserted. When the processor has enabled nested interrupts and reads the AIC IPER again, it reads the new, higher priority interrupt vector. At the same time, the current priority level is updated to the higher priority.


If the AIC IPER has not been read after the nIRQ line has been asserted, then the processor will read the new higher priority interrupt vector in the AIC IPER register and the current priority level is updated.

When the End of Service Command Register (AIC\_EOSCR) is written, the current interrupt level is updated with the last stored interrupt level from the stack (if any). Therefore, at the end of a higher priority interrupt, the AIC returns to the previous state corresponding to the preceding lower priority interrupt which had been interrupted.

#### Interrupt Handling

When the IRQ line is asserted, the interrupt handler must read the AIC IPER as soon as possible. This can de-assert the nIRQ request to the processor and clears the interrupt if it is programmed to be edge triggered. This allows the AIC to assert the nIRQ line again when a higher priority unmasked interrupt occurs.

The AIC EOSCR (End of Service Command Register) must be written at the end of the interrupt iis. service routine. This permits pending interrupts to be serviced.



### NUVOTON

#### Interrupt Masking

Each interrupt source, including FIQ, can be enabled or disabled individually by using the command registers AIC MECR and AIC MDCR. The status of interrupt mask can be read in the read only register AIC IMR. A disabled interrupt doesn't affect the servicing of other interrupts.

#### Interrupt Clearing and Setting

All interrupt sources (including FIQ) can be individually set or clear by respectively writing to the registers AIC SSCR and AIC SCCR when they are programmed to be edge triggered. This feature of the AIC is useful in auto-testing or software debugging.

#### Fake Interrupt

When the AIC asserts the nIRQ line, the processor enters interrupt mode and the interrupt handler reads the AIC IPER, it may happen that AIC de-asserts the nIRQ line after the processor has taken into account the nIRQ assertion and before the read of the AIC IPER.

This behavior is called a fake interrupt.

The AIC is able to detect these fake interrupts and returns all zero when AIC IPER is read. The same mechanism of fake interrupt occurs if the processor reads the AIC\_IPER (application software or ICE) when there is no interrupt pending. The current priority level is not updated in this situation. Hence, the AIC EOSCR shouldn't be written.

#### **ICE/Debug Mode**

This mode allows reading of the AIC IPER without performing the associated automatic operations. This is necessary when working with a debug system. When an ICE or debug monitor reads the AIC user interface, the AIC IPER can be read. This has the following consequences in normal mode:

- If there is no enabled pending interrupt, the fake vector will be returned.
- If an enabled interrupt with a higher priority than the current one is pending, it will be stacked.

In the second case, an End-of-Service command would be necessary to restore the state of the AIC. This operation is generally not performed by the debug system. Therefore, the debug system would become strongly intrusive, and could cause the application to enter an undesired state.

This can be avoided by using ICE/Debug Mode. When this mode is enabled. The AIC performs interrupt stacking only when a write access is performed on the AIC IPER. Hence, the interrupt service routine must write to the AIC IPER (any value) just after reading it. When AIC IPER is written, the new status of AIC, including the value of interrupt source number register (AIC ISNR), is updated with the value that is kept at previous reading of AIC\_IPER The debug system must not write to the AIC\_IPER as this would cause undesirable effects.

The following table shows the main steps of an interrupt and the order in which they are performed e m. according to the mode:



ACTION	NORMAL MODE	ICE/DEBUG MODE
Calculate active interrupt	Read AIC_IPER	Read AIC_IPER
Determine and return the vector of the active interrupt	Read AIC_IPER	Read AIC_IPER
Push on internal stack the current priority level	Read AIC_IPER	Write AIC_IPER
Acknowledge the interrupt (Note 1)	Read AIC_IPER	Write AIC_IPER
No effect (Note 2)	Read AIC_IPER	5

Notes:

- nIRQ de-assertion and automatic interrupt clearing if the source is programmed as ٠ level sensitive.
- Note that software which has been written and debugged using this mode will run • correctly in normal mode without modification. However, in normal mode writing to AIC\_IPER has no effect and can be removed to optimize the code

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
AIC_SCR1	0xFFF8_2004	R/W	Source Control Register 1	0x0000_0047
AIC_SCR2	0xFFF8_2008	R/W	Source Control Register 2	0x0000_0047
AIC_SCR3	0xFFF8_200C	R/W	Source Control Register 3	0x0000_0047
AIC_SCR4	0xFFF8_2010	R/W	Source Control Register 4	0x0000_0047
AIC_SCR5	0xFFF8_2014	R/W	Source Control Register 5	0x0000_0047
AIC_SCR6	0xFFF8_2018	R/W	Source Control Register 6	0x0000_0047
AIC_SCR7	0xFFF8_201C	R/W	Source Control Register 7	0x0000_0047
AIC_SCR8	0xFFF8_2020	R/W	Source Control Register 8	0x0000_0047
AIC_SCR9	0xFFF8_2024	R/W	Source Control Register 9	0x0000_0047
AIC_SCR10	0xFFF8_2028	R/W	Source Control Register 10	0x0000_0047
AIC_SCR11	0xFFF8_202C	R/W	Source Control Register 11	0x0000_0047
AIC_SCR12	0xFFF8_2030	R/W	Source Control Register 12	0x0000_0047
AIC_SCR13	0xFFF8_2034	R/W	Source Control Register 13	0x0000_0047
AIC_SCR14	0xFFF8_2038	R/W	Source Control Register 14	0x0000_0047
AIC_SCR15	0xFFF8_203C	R/W	Source Control Register 15	0x0000_0047

#### 6.12.2 AIC Registers Map

	AIC	Registers	Map,	continued
--	-----	-----------	------	-----------

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
AIC_SCR16	0xFFF8_2040	R/W	Source Control Register 16	0x0000_0047
AIC_SCR17	0xFFF8_2044	R/W	Source Control Register 17	0x0000_0047
AIC_SCR18	0xFFF8_2048	R/W	Source Control Register 18	0x0000_0047
AIC_SCR19	0xFFF8_204C	R/W	Source Control Register 19	0x0000_0047
AIC_SCR20	0xFFF8_2050	R/W	Source Control Register 20	0x0000_0047
AIC_SCR21	0xFFF8_2054	R/W	Source Control Register 21	0x0000_0047
AIC_SCR22	0xFFF8_2058	R/W	Source Control Register 22	0x0000_0047
AIC_SCR23	0xFFF8_205C	R/W	Source Control Register 23	0x0000_0047
AIC_SCR24	0xFFF8_2060	R/W	Source Control Register 24	0x0000_0047
AIC_SCR25	0xFFF8_2064	R/W	Source Control Register 25	0x0000_0047
AIC_SCR26	0xFFF8_2068	R/W	Source Control Register 26	0x0000_0047
AIC_SCR27	0xFFF8_206C	R/W	Source Control Register 27	0x0000_0047
AIC_SCR28	0xFFF8_2070	R/W	Source Control Register 28	0x0000_0047
AIC_SCR29	0xFFF8_2074	R/W	Source Control Register 29	0x0000_0047
AIC_SCR30	0xFFF8_2078	R/W	Source Control Register 30	0x0000_0047
AIC_SCR31	0xFFF8_207C	R/W	Source Control Register 31	0x0000_0047
AIC_IRSR	0xFFF8_2100	R	Interrupt Raw Status Register	0x0000_0000
AIC_IASR	0xFFF8_2104	R	Interrupt Active Status Register	0x0000_0000
AIC_ISR	0xFFF8_2108	R	Interrupt Status Register	0x0000_0000
AIC_IPER	0xFFF8_210C	R	Interrupt Priority Encoding Register	0x0000_0000
AIC_ISNR	0xFFF8_2110	R	Interrupt Source Number Register	0x0000_0000
AIC_IMR	0xFFF8_2114	R	Interrupt Mask Register	0x0000_0000
AIC_OISR	0xFFF8_2118	R	Output Interrupt Status Register	0x0000_0000
AIC_MECR	0xFFF8_2120	W	Mask Enable Command Register	Undefined
AIC_MDCR	0xFFF8_2124	W	Mask Disable Command Register	Undefined
AIC_SSCR	0xFFF8_2128	W	Source Set Command Register	Undefined
AIC_SCCR	0xFFF8_212C	W	Source Clear Command Register	Undefined
AIC_EOSCR	0xFFF8_2130	W	End of Service Command Register	Undefined
AIC_TEST	0xFFF8_2200	W	ICE/Debug mode Register	Undefined



### AIC Source Control Registers (AIC\_SCR1 ~ AIC\_SCR31)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
AIC_SCR1	0xFFF8_2004	R/W	Source Control Register 1	0x0000_0047
AIC_SCR2	0xFFF8_2008	R/W	Source Control Register 2	0x0000_0047
• • •	• • •	•••		
AIC_SCR28	0xFFF8_2070	R/W	Source Control Register 28	0x0000_0047
AIC_SCR29	0xFFF8_2074	R/W	Source Control Register 29	0x0000_0047
AIC_SCR30	0xFFF8_2078	R/W	Source Control Register 30	0x0000_0047
AIC_SCR31	0xFFF8_207C	R/W	Source Control Register 31	0x0000_0047
				6

31	30	29	28	27	26	25	24			
	RESERVED									
23	22	21	20	19	18	17	16			
	RESERVED									
15	14	13	12	11	10	9	8			
	RESERVED									
7	6	5	4	3	2	1	0			
SRC	TYPE		RESERVED		PRIORITY					

	BITS		DESCRIPTIONS									
	[31:8]	Reserved	Reserved									
No the	[7:6]	SRCTYPE	Interrupt Source TypeWhether an interrupt source is considered active or not by the subject to the settings of this field. Interrupt sources other than nIRQ1 should be configured as level sensitive during normal op unless in the testing situation.SRCTYPE [7:6]Interrupt Source Type00Low-level Sensitive									
	~Gy		0	1	High-level Sensitive							
	(		1 0 Negative-edge Triggered									
			1	1	Positive-edge Triggered							
		22	a									

- 302 -

Continued

BITS		DESCRIPTIONS					
[5:3]	Reserved	Reserved					
[2:0]	PRIORITY	Priority Level Every interrupt source must be assigned a priority level during initiation. Among them, priority level 0 has the highest priority and priority level 7 the lowest. Interrupt sources with priority level 0 are promoted to FIQ. Interrupt sources with priority level other than 0 belong to IRQ. For interrupt sources of the same priority level that located in the lower channel number has higher priority.					

### AIC Interrupt Raw Status Register (AIC\_IRSR)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
AIC_IRSR	0xFFF8_2100	R	Interrupt Raw Status Register	0x0000_0000

							1.51.4
31	30	29	28	27	26	25	24
IRS31	IRS30	IRS29	IRS28	IRS27	IRS26	IRS25	IRS24
23	22	21	20	19	18	17	16
IRS23	IRS22	IRS21	IRS20	IRS19	IRS18	IRS17	IRS16
15	14	13	12	11	10	9	8
IRS15	IRS14	IRS13	IRS12	IRS11	IRS10	IRS9	IRS8
7	6	5	4	3	2	1	0
IRS7	IRS6	IRS5	IRS4	IRS3	IRS2	IRS1	RESERVED

7	6	5	4	3	2	1	0
IRS7	IRS6	IRS5	IRS4	IRS3	IRS2	IRS1	RESERVED
<u></u>							
BITS			DE	SCRIPTION	S		
[31:1]	IRSx	IRS <i>x</i> : In Indicate 0 = Inte	nterrupt Stat	us status of the I is in the vol	0	·	
[0]	Reserved	Rese	erved				

- 303 -

REGISTER	ADDRE	SS	R/W		RE	SET VALUE		
AIC_IASR	0xFFF8_2		R	Interrupt Act	0x	0x0000_0000		
					~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	ik S		
31	30		29	28	27	26	25	24
IAS31	IAS30	IA	S29	IAS28	IAS27	IAS26	IAS25	IAS24
23	22	21		20	19	18	17	16
IAS23	IAS22	IA	S21	IAS20	IAS19	IAS18	IAS17	IAS16
15	14		13	12	11	10	9	8
IAS15	IAS14	IA	S13	IAS12	IAS11	IAS10	IAS9	IAS8
7	6		5	4	3	2	1	0
IAS7	IAS6	IA	S5	IAS4	IAS3	IAS2	IAS1	RESERVED

### AIC Interrupt Active Status Register (AIC\_IASR)

BITS		DESCRIPTIONS						
		This register indicates the status of each interrupt channel in consideration of the interrupt source type as defined in the corresponding Source Control Register, but regardless of its mask setting.						
[31:1]	IASx	IASx: Interrupt Active Status						
		Indicate the status of the corresponding interrupt source						
		0 = Corresponding interrupt channel is inactive						
		1 = Corresponding interrupt channel is active						
[0]	Reserved	Reserved						

### AIC Interrupt Status Register (AIC\_ISR)


REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
AIC_ISR	0xFFF8_2108	R	Interrupt Status Register	0x0000_0000
n	2			
			Publication Release D - 304 -	ate: November 23, 2013 Revision A3
			- 304 -	Revision A.

31	30	29	28	27	26	25	24
IS31	IS30	IS29	IS28	IS27	IS26	IS25	IS24
23	22	21	20	19	18	17	16
IS23	IS22	IS21	IS20	IS19	IS18	IS17	IS16
15	14	13	12	11	10	9	8
IS15	IS14	IS13	IS12	IS11	IS10	IS9	IS8
7	6	5	4	3	2	1	0
IS7	IS6	IS5	IS4	IS3	IS2	IS1	RESERVED
			•	1	1	1 A 2	The

BITS		DESCRIPTIONS
[31:1]	ISx	This register identifies those interrupt channels whose are both active and enabled. <b>ISx: Interrupt Status</b> Indicates the status of corresponding interrupt channel 0 = Two possibilities: (1) The corresponding interrupt channel is inactive no matter whether it is enabled or disabled; (2) It is active but not enabled 1 = Corresponding interrupt channel is both active and enabled (can assert an interrupt)
[0]	Reserved	Reserved

### AIC IRQ Priority Encoding Register (AIC\_IPER)

				_ ,					
REGISTI	ER ADDRE	SS R/W	DESCRIPTION				RESET VALUE		
AIC_IPE	R 0xFFF8_2	210C R	Interrupt Pri	ority Encodin	ig Register	0x0000_0000			
		-			-				
31	30	29	28	27	26	25	5	24	
0	0	0	0	0	0	0		0	
23	22	21	20	19	18	17	7	16	
0	0	0	0	0	0	0		0	
15	14	13	12	11	10	9		8	
0	900	0	0	0	0	0		0	
7	6	5	4	3	2	1		0	
0	42	ROG	VECTOR		•	0		0	



- 305 -

BITS		DESCRIPTIONS
[6:2]	Vector	When the AIC generates the interrupt, VECTOR represents the interrupt channel number that is active, enabled, and has the highest priority. If the representing interrupt channel possesses a priority level 0, then the interrupt asserted is FIQ; otherwise, it is IRQ. The value of VECTOR is copied to the register AIC_ISNR thereafter by the AIC. This register was restored a value 0 after it was read by the interrupt handler. This register can help indexing into a branch table to quickly jump to the corresponding interrupt service routine.
		VECTOR [6:2]: Interrupt Vector
		0 = no interrupt occurs
		$1 \sim 31$ = representing the interrupt channel that is active, enabled, and having the highest priority
[0]	Reserved	Reserved

### AIC Interrupt Source Number Register (AIC\_ISNR)

	REGISTER	ADDRE	SS R/W		DESCRIPTION				
	AIC_ISNR	0xFFF8_2	2110 R	Interrupt Sc	Interrupt Source Number Register				
					T				
	31	30	29	28	27	26	25	24	
	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	<sup>7</sup> 16	
	0	0	0	0	0	0	0	0	
14010	15	14	13	12	11	10	9	8	
××	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
123	0	0	0		1	IRQID		•	
~ (S)	26.								
1	2.15								

BITS		DESCRIPTIONS						
[31:5]	Reserved	Reserved						
[4:0]	IRQID	The purpose of this register is to record the interrupt channel number that is active, enabled, and has the highest priority. <b>IRQID [4:0]: IRQ Identification</b> Stands for the interrupt channel number						
	, O	Publication Release Date: November 23, 2013 - 306 - Revision A3						

REGISTER	ADDRES	S	S R/W DESCRIPTION				RESET VALUE		
AIC_IMR	0xFFF8_2	114	R	Interrupt Mask Register				0x0000_0000	
					(L)				
31	30	2	29	28	27	26	25	24	
IM31	IM30	IN	129	IM28	IM27	IM26	IM25	IM24	
23	22	4	21	20	19	18	17	16	
IM23	IM22	IN	121	IM20 IM19		IM18	IM17	IM16	
15	14		13	12	11	10	9	8	
IM15	IM14	IN	/13	IM12	IM11	IM10	IM9	IM8	
7	6		5	4	3	2	1	0	
IM7	IM6	I	M5	IM4	IM3	IM2	IM1	RESERVED	
	•			•	•	•		which for	

### AIC Interrupt Mask Register (AIC\_IMR)

BITS	DESCRIPTIONS					
[31:1]	IM x	IM x: Interrupt Mask This bit determines whether the corresponding interrupt channel is enabled or disabled. Every interrupt channel can be active no matter whether it is enabled or disabled. If an interrupt channel is enabled, it does not definitely mean it is active. Every interrupt channel can be authorized by the AIC only when it is both active and enabled. 0 = Corresponding interrupt channel is disabled 1 = Corresponding interrupt channel is enabled				
[0]	Reserved	Reserved				

### AIC Output Interrupt Status Register (AIC\_OISR)

REGISTER	ADDRE		DESCRIPTION				RESET VA	
AIC_OISR	0xFFF8_2	2118 R	Output Inte	rrupt Status R	Register	0x0000_		
								r
31	30	29	28	27	26		25	
<u> </u>	Sec.		RESE	RVED				
23	22	21	20	19	18	1	17	
- no	50.		RESE	RVED				
15	14	13	12	11	10		9	
	5~2	n.	RESE	RVED				
7	6	5	4	3	2		1	
·	92	RESE	RVED			IF	RQ	F



The AIC classifies the interrupt into FIQ and IRQ. This register indicates whether the asserted interrupt is FIQ or IRQ. If both IRQ and FIQ are equal to 0, it means there is no interrupt occurred.

BITS	DESCRIPTIONS							
[31:2]	Reserved	Reserved						
[1]	IRQ	IRQ [1]: Interrupt Request 0 = nIRQ line is inactive. 1 = nIRQ line is active.						
[0]	FIQ	FIQ [0]: Fast Interrupt Request 0 = nFIQ line is inactive. 1 = nFIQ line is active						

### AIC Mask Enable Command Register (AIC\_MECR)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
AIC_MECR	0xFFF8_2120	W	Mask Enable Command Register	Undefined

	31	30	29	28	27	26	25	24
	MEC31	MEC30	MEC29	MEC28	MEC27	MEC26	MEC25	MEC24
	23	22	21	20	19	18	17	16
	MEC23	MEC22	MEC21	MEC20	MEC19	MEC18	MEC17	MEC16
	15	14	13	12	11	10	9	8
	MEC15	MEC14	MEC13	MEC12	MEC11	MEC10	MEC9	MEC8
	7	6	5	4	3	2	1	0
april 1	MEC7	MEC6	MEC5	MEC4	MEC3	MEC2	MEC1	RESERVED
	1 alt							
	BITS			DE	SCRIPTION	S		

BITS		DESCRIPTIONS						
[31:1]	MECx	MEC x: Mask Enable Command 0 = No effect 1 = Enables the corresponding interrupt channel						
[0]	Reserved	Reserved						
[0]	Reserved	Reserved						
		Publication Release Date: November 23, 2013 - 308 - Revision A3						

							1		
REGISTER	ADDRE	SS	R/W	DESCRIPTION			R	ESET VALUE	
AIC_MDCR	0xFFF8_2	0xFFF8_2124 W		Mask Disab	le Command		Undefined		
					100	Sec. 1			
31	30	29		28	27	26	25	24	
MDC31	MDC30	MC	DC29	MDC28	MDC27	MDC26	MDC25	5 MDC24	
23	22		21	20	19	18	17	16	
MDC23	MDC22	MC	DC21	MDC20	MDC19	MDC18	MDC17	MDC16	
15	14		13	12	11	10	9	8	
MDC15	MDC14	MC	DC13	MDC12	MDC11	MDC10	MDC9	MDC8	
7	6		5	4	3	2	1	0	
MDC7	MDC6	Μ	DC5	MDC4	MDC3	MDC2	MDC1	RESERVED	

### AIC Mask Disable Command Register (AIC\_MDCR)

BITS		DESCRIPTIONS						
[31:1]	MDCx	MDC <i>x</i> : Mask Disable Command						
	<ul><li>0 = No effect</li><li>1 = Disables the corresponding interrupt channel</li></ul>							
[0]	Reserved	Reserved						

### AIC Source Set Command Register (AIC\_SSCR)

REGISTER	ADDRE	SS R/W	DESCRIPTION					RESET VALUE	
AIC_SSCR	0xFFF8_	0xFFF8_2128 W		Source Set Command Register					
31 30		29	28 27		26	2	25	24	
SSC31	SSC30	SSC29	SSC28	SSC27	SSC26	SS	C25	SSC24	
23	22	21	20	19	18	1	7	16	
SSC23	SSC22	SSC21	SSC20	SSC19	SSC18	SS	C17	SSC16	
15	14	13	12	11	10		9	8	
SSC15	SSC14	SSC13	SSC12	SSC11	SSC10	SS	SC9	SSC8	
7	6	5	4	3	2		1	0	
SSC7	SSC6	SSC5	SSC4	SSC3	SSC2	SS	SC1	RESERVE	

- 309 -

BITS		DESCRIPTIONS
[31:1]	SSCx	When the NUC745 is <u>under debugging or verification</u> , software can activate any interrupt channel by setting the corresponding bit in this register. This feature is useful in hardware <u>verification</u> or software debugging.
[011]		SSCx: Source Set Command
		0 = No effect.
		1 = Activates the corresponding interrupt channel
[0]	Reserved	Reserved

### AIC Source Clear Command Register (AIC\_SCCR)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
AIC_SCCR	0xFFF8_212C	W	Source Clear Command Register	Undefined

							9
31	30	29	28	27	26	25	24
SCC31	SCC30	SCC29	SCC28	SCC27	SCC26	SCC25	SCC24
23	22	21	20	19	18	17	16
SCC23	SCC22	SCC21	SCC20	SCC19	SCC18	SCC17	SCC16
15	14	13	12	11	10	9	8
SCC15	SCC14	SCC13	SCC12	SCC11	SCC10	SCC9	SCC8
7	6	5	4	3	2	1	0
SCC7	SCC6	SCC5	SCC4	SCC3	SCC2	SCC1	RESERVED

BITS		DESCRIPTIONS
[31:1]	SCCx	<ul> <li>When the NUC745 is <u>under debugging or verification</u>, software can deactivate any interrupt channel by setting the corresponding bit in this register. This feature is useful in hardware <u>verification</u> or software debugging.</li> <li>SCCx: Source Clear Command</li> <li>0 = No effect.</li> <li>1 = Deactivates the corresponding interrupt channels</li> </ul>
[0]	Reserved	Reserved

- 310 -

REGISTER ADDRESS R/W			DESCRIPT	RESE	RESET VALUE			
	AIC_EOSCR 0xFFF8_2130		W	End of Serv	ice Commar	Un	defined	
					~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	No.		
31	30		29	28	27	26	25	24
						200	26	
23	22	1	21	20	19	18	17	16
						Q	2-40	
15	14		13	12	11	10	9	8
							6	0
7	6		5	4	3	2	1	0
								27 6


### AIC End of Service Command Register (AIC\_EOSCR)

BITS	DESCRIPTIONS			
[31:0]	EOSCR	This register is used by the interrupt service routine to indicate that it is completely served. Thus, the interrupt handler can write any value to this register to indicate the end of its interrupt service.		

### AIC ICE/Debug Register (AIC\_TEST)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
AIC_TEST	0xFFF8_2200	W	ICE/Debug mode Register	Undefined

31	30	29	28	27	26	25	24	
92			RESE	RVED				
23	22	21	20	19	18	17	16	
RESERVED								
15	14	13	12	11	10	9	8	
-07	50.		RESE	RVED				
7	6	5	4	3	2	1	0	
	SA.	15	RESERVED				TEST	
	N.C.		20	Pub - 311 -	lication Releas	se Date: Nove	mber 23, 201 Revision A	



BITS	DESCRIPTIONS					
[31:1]	Reserved	Reserved				
[0]	TEST	This register indicates whether AIC_IPER will be cleared or not after been read. If bit0 of AIC_TEST has been set, ICE or debug monitor can read AIC_IPER for verification and the AIC_IPER will not be cleared automatically. Write access to the AIC_IPER will perform the interrupt stacking in this mode.				
		TEST: ICE/Debug mode				
		0 = normal mode.				
		1 = ICE/Debug mode.				

- 312 -



## nuvoton

#### 6.13 General-Purpose Input/Output

The General-Purpose Input/Output (GPIO) module possesses 31 pins and serves multiple function purposes. Each port can be configured by software to meet various system configurations and design requirements. Software must configure each pin before starting the main program. If a pin is not used for multiplexed functions, the pin can be configured as I/O port

Two extended interrupts nIRQ2 (GPIO0 pin) and nIRQ3 (nWAIT pin) are used the same interrupt request (channel #31) of AIC. It can be programmed as low/high sensitive or positive/negative edge triggered. When interrupt #31 assert in AIC, software can poll XISTATUS status register to identify which interrupt occur.

These 31 IO pins are divided into 7 groups according to its peripheral interface definition.

- Port0: 5-pin input/output port
- Port1: 2-pin input/output port
- Port2: 10-pin input/output port
- Port3: Reserved
- Port4: 1-pin input/output port
- Port5: 13-pin input/output port
- Port6: Reserved


#### Table 6.13.1 GPIO multiplexed functions table

need updated

PORT0	Configurable Pin Functions						
0	GPIO0	AC97_nRESET (I²S_MCLK)	nIRQ2	USBPWREN			
1	GPIO1	AC97_DATAI (I2S_DATAI)	PWM0	DTR3			
2	GPIO2	AC97_DATAO (I²S_DATAO)	PWM1	DSR3			
3	GPIO3	AC97_SYNC (I <sup>2</sup> S_LRCLK)	PWM2	TXD3			
4	GPIO4	AC97_BITCLK (I²S_BITCLK)	PWM3	RXD3			
PORT1	Configuration Pin Functions						
0	GPIO18	-	nXDACK	-			
1	GPIO19	-	nXDREQ	-			
			n Eunotiona				
PORT2		Configuration Pi	n Functions				
<b>PORT2</b>	GPIO20	Configuration Pil	KPCOL0	-			
	GPIO20 GPIO21	-		-			
0	Sta Maa	PHY_RXERR	KPCOL0				



5	GPIO24	PHY_REFCLK	KPCOL4	-			
	GPIO25	PHY_TXEN	KPCOL5	-			
6	GPIO26	PHY_TXD[0]	KPCOL6	-			
7	GPIO27	PHY_TXD[1]	KPCOL7	-			
8	GPIO28	PHY_MDIO	KPROW0	-			
9	GPIO29	 PHY_MDC	KPROW1	S -			
PORT3			ion Pin Functions				
RESERVE	D	Comgalat		40.			
PORT4	Configuration Pin Functions						
0	GPIO30	nWAIT	nIRQ3	42A 16A			
PORT5			ion Pin Functions	Z281. (())			
0	GPIO5	TXD0	-	- Ya V			
<u> </u>	GPIO6	RXD0	-	- 70			
2	GPIO7	TXD1	-	- 32			
3	GPIO8	RXD1	-	. 0			
4	GPIO9	TXD2	CTS1	PS2CLK			
5	GPIO10	RXD2	RTS1	PS2DATA			
6	GPIO11	SCL0	SFRM	TIMER0			
7	GPIO12	SDA0	SSPTXD	TIMER1			
8	GPIO13	SCL1	SCLK	KPROW3			
9	GPIO14	SDA1	SSPRXD	KPROW2			
10	GPIO15	nWDOG	USBPWREN	-			
11	GPIO16	nIRQ0	-	-			
12	GP1017	nIRQ1	USBOVRCUR	-			
PORT6		Configura	tion Pin Function				
RESERVE	D						



### 6.13.1 GPIO Register Description

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_CFG0	0xFFF8_3000	R/W	GPIO Port0 Configuration Register	0x0000_0000
GPIO_DIR0	0xFFF8_3004	R/W	GPIO Port0 Direction Control Register	0x0000_0000
GPIO_DATAOUT0	0xFFF8_3008	R/W	GPIO Port0 Data Output Register	0x0000_0000
GPIO_DATAIN0	0xFFF8_300C	R	GPIO Port0 Data Input Register	0xXXXX_XXX X
GPIO_CFG1	0xFFF8_3010	R/W	GPIO port1 configuration register	0x0000_0000
GPIO_DIR1	0xFFF8_3014	R/W	GPIO port1 direction control	0x0000_0000
GPIO_DATAOUT1	0xFFF8_3018	R/W	GPIO port1 data output register	0x0000_0000
GPIO_DATAIN1	0xFFF8_301C	R	GPIO port1 data input register	0xXXXX_XXX X
GPIO_CFG2	0xFFF8_3020	R/W	GPIO Port2 Configuration Register	0x0000_0000
GPIO_DIR2	0xFFF8_3024	R/W	GPIO Port2 Direction Control Register	0x0000_0000
GPIO_DATAOUT2	0xFFF8_3028	R/W	GPIO Port2 Data Output Register	0x0000_0000
GPIO_DATAIN2	0xFFF8_302C	R	GPIO Port2 Data Input Register	0xXXXX_XXX X
GPIO_CFG4	0xFFF8_3040	R/W	GPIO Port4 Configuration Register	0x0015_5555
GPIO_DIR4	0xFFF8_3044	R/W	GPIO Port4 Direction Control Register	0x0000_0000
GPIO_DATAOUT4	0xFFF8_3048	R/W	GPIO Port4 Data Output Register	0x0000_0000
GPIO_DATAIN4	0xFFF8_304C	R	GPIO Port4 Data Input Register	0xXXXX_XXX X
GPIO_CFG5	0xFFF8_3050	R/W	GPIO Port5 Configuration Register	0x0000_0000
GPIO_DIR5	0xFFF8_3054	R/W	GPIO Port5 Direction Control Register	0x0000_0000
GPIO_DATAOUT5	0xFFF8_3058	R/W	GPIO Port5 Data Output Register	0x0000_0000
GPIO_DATAIN5	0xFFF8_305C	R	GPIO Port5 Data Input Register	0xXXXX_XXX X
GPIO_DBNCECON	0xFFF8_3070	R/W	GPIO Input Debounce Control Register	0x0000_0000
GPIO_XICFG	0xFFF8_3074	R/W	Extend Interrupt Configure Register	0xXXXX_XXX



GPIO_XISTATUS	0xFFF8_3078	R/W	Extend Interrupt Status Register	0xXXXX_XXX0
---------------	-------------	-----	----------------------------------	-------------

#### 6.13.2 GPIO Register Description

### GPIO Port0 Configuration Register (GPIO\_CFG0)

REGISTER	REGISTER ADDRESS R/W		DESCRIPTION	RESET VALUE	
GPIO_CFG0	0xFFF8_3000	R/W	GPIO port0 configuration register	0x0000_0000	

31	30	29	28	27	26	25	24	
			RESE	RVED	Y	D'C	The	
23	22	21	20	19	18	17	16	
	RESERVED							
15	14	13	12	11	10	9	8	
		RESE	RVED			PT00	CFG4	
7	6	5	4	3	2	1	0	
PT00	PT0CFG3 PT0CFG2		PT0CFG1		PT0CFG0			

PT0CFG0	11		10		01		00	
FIUCEGU	NAME	TYPE	NAME	TYPE	NAME	TYPE	NAME	TYPE
PORT0 0	USB PWREN	0	nIRQ2	I	AC97RESET or	0	GPIO0	I/O
					I <sup>2</sup> SMCLK	-		

PT0CFG1	11		10		01		00	
NAME		TYPE	NAME	TYPE	NAME	TYPE	NAME	TYPE
					AC97DATAI			
PORT0_1	DTR3	0	PWM0	0	or	0	GPIO1	I/O
2 24					I <sup>2</sup> SDATAI			

Continued

PT0CFG2	<b>11</b>		10		01		00	
FIUCEGZ	NAME	TYPE	NAME	TYPE	NAME	TYPE	NAME	TYPE
2	SAL				AC97DATAO			
PORT0_2	DSR3	3	PWM1	0	or	0	GPIO2	I/O
	No.	22			I <sup>2</sup> SDATAO			
A A A A A A A A A A A A A A A A A A A				- 316 -	Publication Re	lease Dat		• 23, 2013 evision A3

DTACECO	11		10		01		00	
PT0CFG3	NAME	TYPE	NAME	TYPE	NAME	TYPE	NAME	TYPE
PORT0_3	TXD3	0	PWM2	0	AC97SYNC or I <sup>2</sup> SLRCLK	0	GPIO3	I/O

PT0CFG4	11		10		01		00	
	NAME	TYPE	NAME	TYPE	NAME	TYPE	NAME	TYPE
					AC97BITCLK	S.		
PORT0_4	RXD3	0	PWM3	0	or	W.	GPIO4	I/O
					I <sup>2</sup> SBITCLK	0		

### GPIO Port0 Direction Register (GPIO\_DIR0)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_DIR0	0xFFF8_3004	R/W	GPIO port0 in/out direction control and pull-up enable register	0x0000_0000

	31	30	29	28	27	26	25	24
				RESE	RVED			
	23	22	21	20	19	18	17	16
		RESE	RVED			PUPE	N0[3:0]	
	15	14	13	12	11	10	9	8
da				RESE	RVED			
100	7	6	5	4	3	2	1	0
n 1		RESERVED			(	OMDEN0[4:0	]	
						lication Relea.		

Publication Release Date: November 23, 2013 **Revision A3** 

BITS		DESCRIPTION
[31:20]	RESERVED	-
[19:16]	PUPEN0	<ul> <li>GPIO3 -GPIO0 port pin internal pull-up resister enable</li> <li>There are 4 bits for this register, the corresponding bit is set to "1" will enable pull-up resister on IO pin.</li> <li>1 = enable</li> <li>0 = disable</li> <li>After power on the pull-up resisters are disabled.</li> <li>NOTE: GPIO4 is used as AC97 BITCLK input, an IO pad with Schmitt trigger input buffer PDB04SDGZ is implemented for this pin. Due to TSMC IO library without pull-up register, an external pull-up resister is necessary.</li> </ul>
[15:5]	RESERVED	
[4:0]	OMDEN0	<ul> <li>GPIO4 ~GPIO0 output mode enable</li> <li>1 = output mode</li> <li>0 = input mode</li> <li>NOTE: Output mode enable bits are valid only when bit PT0CFG4-</li> <li>0 is configured as general purpose I/O mode.</li> <li>Each port pin can be enabled individually by setting the corresponding control bit.</li> </ul>

### GPIO Port0 Data Output Register (GPIO\_DATAOUT0)

REGISTER	ADDRESS	RESET VALUE		
GPIO_DATAOUT0	0xFFF8_3008	R/W	GPIO port0 data output register	0x0000_0000

31	30	29	28	27	26	25	24				
	RESERVED										
23	22	21	20	19	18	17	16				
	RESERVED										
15	14	13	12	11	10	9	8				
00			RESE	RVED							
7	6	5	4	3	2	1	0				
e al	RESERVED			DATAOUT0							

BITS		DESCRIPTION
[31:5]	RESERVED	-
[4:0]	DATAOUT0	PORT0 data output valueWriting data to this register will reflect the data value on the corresponding port0 pin when it is configured as general purpose output pin. And writing data to reserved bits is not effective.

### GPIO Port0 Data Input Register (GPIO\_DATAIN0)

REGIS	TER	A	DDRESS	R/W	DESC	RIPTION		RES	ET VALUE		
GPIO_DAT	AIN0 0x		GPIO_DATAIN0		FF8_300C	R/W	GPIO port0 data input register			0xXX	XXX_XXXX
31	30		29	28	27	26	2	25	24		
RESERVED											
23	22		21	20	19	18	1	7	16		
				RI	ESERVED	Sp. S					
15	14		13	12	11	10	9	9	8		
				RI	ESERVED	Ų	2.4	12 -			
7	6		5	4	3	2		1	0		
	RESER\	/ED		DATAIN0							

BITS	DESCRIPTION					
[31:5]	RESERVED	-				
[4:0]	DATAIN0	<b>PORT0 data input value</b> The DATAIN0 indicates the status of each GPIO0~GPIO4 port pin regardless of its operation mode. The reserved bits will be read as "0".				

### GPIO Port1 Configuration Register (GPIO\_CFG1)

\*In the following pin definition, mark with shading is default function.

PT1CFG0	11		10		01		00	
FIICEGU	NAME	TYPE	NAME	TYPE	NAME	TYPE	NAME	TYPE
PORT1_0	-		-	US	nXDACK	0	GPIO18	I/O

PT1CFG1	11		10		01		00	
	NAME	TYPE	NAME	TYPE	NAME	TYPE	NAME	TYPE
PORT1_1	-		-	-	nXDREQ	4	GPIO19	I/O

### GPIO Port1 Direction Register (GPIO\_DIR1)

REGISTER	ADDRESS R/W		DESCRIPTION	RESET VALUE	
GPIO_DIR1	0xFFF8_3014	R/W	GPIO port0 in/out direction control and pull-up enable register	0x0000_0000	
	0,1110_0014	10,00	and pull-up enable register	0x0000_0000	

31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
		PUPEN1[1:0]						
15	14	13	12	11	10	9	8	
RESERVED								
7	6	5	4	3	2	1	0	
		OMDE	N1[1:0]					

В	BITS		DESCRIPTION
[31:	18]	RESERVED	-
[17:	[17:16]	PUPEN1	<b>GPIO19 ~ GPIO18 port pins internal pull-up resister enable</b> This is a 2-bit registers, set corresponding bit to "1" will enable pull up resister in IO pin.
	N.		<ul><li>1 = enable</li><li>0 = disable</li><li>After power on the resisters are disabled.</li></ul>
[15:2	2]	RESERVED	-
[1:0		OMDEN1	<ul> <li>GPI019 ~ GPI018 output mode enable</li> <li>1 = enable</li> <li>0 = disable</li> <li>NOTE: Output mode enable bits are valid only when bit PT1CFG1-</li> <li>0 is configured as general purpose I/O mode.</li> <li>Each port pin can be enabled individually by setting the corresponding control bit.</li> </ul>
		-79-09-	

REGIS	STER	ADDRESS	R/W	DESCRIPTION			RESET VALUE	
GPIO_DA	TAOUT1	0xFFF8_3018	R/W	GPIO port1 data output register			0x0000_0000	
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
			RE	SERVED	-07	50	)	
15	14	13	12	11	10	9	8	
			RE	SERVED		SA	N/b	
7	6	5	4	3	2	1	0	
		DAT	TAOUT1[1:0]					

### GPIO Port1 Data Output Register (GPIO\_DATAOUT1)

BITS		DESCRIPTION					
[31:2]	RESERVED	- 0/7					
		PORT1 data output value					
[1:0]	DATAOUT1	Writing data to this register will reflect the data value on the corresponding port1 pin when it is configured as general purpose output pin. And writing data to reserved bits is not effective.					

### GPIO Port1 Data Input Register (GPIO\_DATAIN1)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_DATAIN1	0xFFF8_301C	R/W	GPIO port1 data input register	0xXXXX_XXXX

GFIO_DA	IAINT	0XFFF0_3010		GFIO poiti u	ata input regi					
31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
(A) 3	X5.		RE	SERVED			·			
15	14	13	12	11	10	9	8			
- 1	20		RE	SERVED						
7	6	5	4	3	2	1	0			
	NA	RESE	RVED			DATA	AIN1[1:0]			

- 321 -

BITS	DESCRIPTION					
[31:2]	RESERVED	- On the				
		Port1 input data register				
[1:0]	DATAIN1	The DATAIN1 indicates the status of each GPIO19~GPIO18 pin regardless of its operation mode. The reserved bits are read as 0s.				

### GPIO Port2 Configuration Register (GPIO\_CFG2)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_CFG2	0xFFF8_3020	R/W	GPIO port2 configuration register	0x0000_0000

						6073		
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
	RESERVED			PT20	CFG9	PT2CFG8		
15	14	13	12	11	10	9	8	
PT20	CFG7	PT20	CFG6	PT20	CFG5	PT20	T2CFG4	
7	6	5	4	3	2	1	0	
PT20	CFG3	PT2CFG2		PT2CFG1		PT2CFG0		

\*In the following pin definition, mark with shading is default function.

PT2CFG0	11		10		01		00	
FIZCEGU	Name	Туре	Name	Туре	Name	Туре	Name GPIO20	Туре
PORT2_0	RESERV	ED	KPCOL0	I	PHY_RXERR	I	GPIO20	I/O
	11		10		01		00	
DTOCECI					-		00	
PT2CFG1	Name	Туре	Name	Туре	Name	Туре		Туре

PT2CFG2	<u> </u>		10		01		00	
FIZCEGZ	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT2_2	RESERV	/ED	KPCOL2	I	PHY_RXD[0]	I	GPIO22	I/O
				- 322 -	Publication Relea	ase Date		23, 2013 ision A3

DTOCCO	11		10		01		00	
PT2CFG3	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT2_3	RESERV	'ED	KPCOL3	40	PHY_RXD[1]	I	GPIO23	I/O
				1	S7 711			
DTOCECA	11		10		01	20	00	
PT2CFG4	Name	Туре	Name	Туре	Name	Туре	Name	Тур
PORT2_4	RESERV	'ED	KPCOL4	I	PHY_REFCLK	10	GPIO24	I/O
r					Q	22.5	20	
PT2CFG5	11	1	10	1	01	V2	00	
1120100	Name	Туре	Name	Туре	Name	Туре	Name	Тур
PORT2_5	RESERV	'ED	KPCOL5	I	PHY_TXEN	0	GPIO25	I/O
	11		10		01		00	
PT2CFG6	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT2_6	RESERV		KPCOL6	Туре	PHY_TXD[0]	O	GPIO26	I/O
101112_0		20	14 0020	•		Ű	011020	
PT2CFG7	11		10		01		00	
F 1201 07	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT2_7	RESERV	'ED	KPCOL7	I	PHY_TXD[1]	0	GPIO27	I/O
	11		10		01		00	
PT2CFG8	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT2_8	RESERV		KPROW0	0	PHY_MDIO	I/O	GPIO28	I/O
PT2CFG9	11	1_	10		01	_	00	I
DODTO O	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT2_9	RESERV	'ED	KPROW1	0	PHY_MDC	0	GPIO29	I/O

### GPIO Port2 Direction Register (GPIO\_DIR2)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_DIR2	0xFFF8_3024	R/W	GPIO port2 in/out direction control and pull-up enable register	0x0000_0000

31	30	29	28	27	26	25	24		
		NG3	PUPEN2[9:8]						
23	22	21	20	19	18	17	16		
	PUPEN2[7:0]								
15	14	13	12	11	10	9	8		
		RESE	RVED			OMDE	N2[9:8]		
7	6	5	4	3	2	1	0		
	OMDEN2[7:0]								

BITS		DESCRIPTION
[31:26]	RESERVED	-
[25:16]	PUPEN2	<ul> <li>GPIO29 ~ GPIO20 port pin internal pull-up resister enable</li> <li>There are 10 bits for this register, the corresponding bit is set to "1" will enable pull-up resister on IO pin.</li> <li>1 = enable</li> <li>0 = disable</li> <li>After power on, the registers are disabled.</li> </ul>
[15:10]	RESERVED	-
[9:0]	OMDEN2	<ul> <li>GPIO19 ~ GPIO20 output mode enable</li> <li>1 = output mode</li> <li>0 = input mode</li> <li>NOTE: Output mode enable bits are valid only when bit</li> <li>PT2CFG9-0 is configured as general purpose I/O mode.</li> <li>Each port pin can be enabled individually by setting the corresponding control bit.</li> </ul>
		Publication Release Date: November 23, 2013 - 324 - Revision A3

7

6

REGIS	STER	ADDRESS	R/W	DE	SCRIPTION	RESET VALUE	
GPIO_DAT	AOUT2	0xFFF8_3028	R/W	GPIO port2 data output register			0x0000_0000
					the d		
31	30	29	28	27	26	25	24
			RE	SERVED	No.	180	
23	22	21	20	19	18	17	16
			RE	SERVED	- Q	25 4	20
15	14	13	12	11	10	9	8
	RESERVED						TAOUT2[9:8]

### PGPIO Port2 Data Output Register (GPIO\_DATAOUT2)

DATAOUT	2[7:0]
---------	--------

4

3

2

1

0

BITS	DESCRIPTION					
[31:10]	RESERVED	-				
		PORT2 data output value				
[9:0]	DATAOUT2	Writing data to this register will reflect the data value on the corresponding port2 pin when it is configured as general purpose output pin. And writing data to reserved bits is not effective.				

### GPIO Port2 Data Input Register (GPIO\_DATAIN2)

5

	REGISTER		ADDRESS	R/W	DES		RESET VALUE		
GPIO_DATAIN2		0xFFF8_302C	R/W	GPIO port2 c	lata input reg	ister	0xXX	XX_XXX	
65									
	31	30	29	28	27	26	25		24

31	30	29	28	27	26	25	24
75.4			RESE	ERVED			
23	22	21	20	19	18	17	16
Val.	12		RESE	ERVED			
15	14	13	12	11	10	9	8
Ŷ	n al	RESE	RVED			DATAI	N2[9:8]
7	6	5	4	3	2	1	0
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0	DATA	IN2[7:0]			
			200	P. - 325 -	ublication Rele	ase Date: Nove	ember 23, 201 Revision A

BITS	DESCRIPTION						
[31:10]	RESERVED	·					
[9:0]	DATAIN2	Port2 input data register The DATAIN2 indicates the status of each GPIO18~GPIO27 pin regardless of its operation mode. The reserved bits will be read as 0s.					

### GPIO Port4 Configuration Register (GPIO\_CFG4)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_CFG4	0xFFF8_3040	R/W	GPIO port4 configuration register	0x0015_5555

							110 100				
31	30	29	28	27 26		25	24				
RESERVED											
23	22	21	20	19	18	17	16				
RESE	RVED	PT4C	FG10	RESERVED							
15	14	13	12	11	10	9	8				
			RESE	RVED							
7	6	5	4	3	2	1	0				
RESERVED											

\*In the following pin definition, mark with shading is default function.

BT4CEC10	11		10		01		00	
PT4CFG10	NAME	TYPE	NAME	TYPE	NAME	TYPE	NAME	TYPE
PORT4_10	RESER	RESERVED		I	nWAIT	I	GPIO30	I/O
1.24								

Publication Release Date: November 23, 2013 **Revision A3** 

### GPIO Port4 Direction Register (GPIO\_DIR4)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_DIR4	0xFFF8_3044	R/W	GPIO port4 in/out direction control and pull-up enable register	0x0000_0000

31	30	29	28	27	26	25	24
		RESERVED	PUPEN4[ 10]	RESI	ERVED		
23	22	21	20	19	18	17	16
			RESE	RVED		SA	n-
15	14	13	12	11	10	9	8
		RESERVED			OMDEN4 [10]	RES	ERVED
7	6	5	4	3	2	1	0
			RESE	RVED	·		122

BITS		DESCRIPTION					
[31:27]	RESERVED	-					
		GPIO30 pin internal pull-up resister enable					
[00]		There is 1 bit for this register, the bit is set to "1" will enable pull-up resister on IO pin.					
[26]	PUPEN4	1 = enable					
		0 = disable					
		After power on the pull-up resister is disabled					
[25:11]	RESERVED	-					
S		GPIO30 output mode enable					
-08	OMDEN4	1 = enable					
N		0 = disable					
[10]		<b>NOTE:</b> Output mode enable bits are valid only when bit PT4CFG10 is configured as general purpose I/O mode.					
NO.		Each port pin can be enabled individually by setting the corresponding control bit.					
[9:0]	RESERVED	-					
		Publication Release Date: November 23, 2013 - 327 - Revision A3					

	e alpar nogion			
REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_DATAOUT4	0xFFF8_3048	R/W	GPIO port4 data output register	0x0000_0000

GPIO Port4 Data Output Register (GPIO_DATAOUT4)	

31	30	29	28	27	26	25	24					
RESERVED												
23	22	21	20	19	18	17	16					
			R	ESERVED	° O	NOS.						
15	14	13	12	11	10	9	8					
		RESERVED	)		DATAOUT4[10]	RESE	RVED					
7	6	5	4	3	2	1	0					
	•		R	ESERVED	· · ·	10	h 0					

BITS		DESCRIPTION
[31:11]	RESERVED	-
[10]	DATAOUT4	<b>PORT4 data output value</b> Writing data to this register will reflect the data value on the corresponding port4 pin when it is configured as general purpose
[9:0]	RESERVED	output pin. And writing data to reserved bits is not effective.

### GPIO Port4 Data Input Register (GPIO\_DATAIN4)

REGIS	TER	ADDRESS	R/W	DE	SCRIPTION		RESET VALUE	
GPIO_DAT	AIN4	0xFFF8_3040	C R/W	GPIO port4 data input register		er	0xXXXX_XXXX	
31	30	29	28	27	26	2	5	24
2.3			RE	SERVED	·			
23	22	21	20	19	18	1	7	16
CS.	Pa		RE	SERVED	)			
15	14	13	12	11	10	9		8
0	in v	RESERVED			DATAIN4[10]		RESE	RVED
7	6	5	4	3	2 1			0
	9	20%	RE	SERVED				

- 328 -

BITS		DESCRIPTION							
[31:11]	RESERVED	- 75							
[10:0]	DATAIN4	<b>Port4 input data register</b> The DATAIN4 indicates the status of GPIO30 pin regardless of its operation mode. The reserved bits will be read as 0s							
[9:0]	RESERVED	-							

### GPIO Port5 Configuration Register (GPIO\_CFG5)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_CFG5	0xFFF8_3050	R/W	GPIO port5 configuration register	0x0000_0000

						1 miles	
31	30	29	28	27	26	25	24
RESERVED						PT5C	FG12
23	22	21	20	19	18	17	16
PT5C	FG11	PT5C	FG10	PT50	CFG9	PT5CFG8	
15	14	13	12	11	10	9	8
PT50	CFG7	PT50	CFG6	PT50	CFG5	PT5CFG4	
7	6	5	4	3	2	1	0
PT50	PT5CFG3 PT5CFG2		PT50	CFG1	PT5CFG0		

\*In the following pin definition, mark with shading is default function.

1.000	DIFECECO	11		10		01		00	
Sec.	PT5CFG0	Name	Туре	Name	Туре	Name	Туре	Name	Туре
n	PORT5_0	RESERV	/ED	ED RESEF		TXD0	0	GPIO5	I/O
What a									
	PT5CFG1	11		1(	C	01		00	
1	FISCEGI	Name	Type	Name	Type	Name	Type	Name	Туре

PT5CFG1	11		10		01		00	
PISCEGI	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT5_1	RESERVED		RESERVED		RXD0	-	GPIO6	I/O

PT5CFG2	40 11		10		01		00	
P15CFG2	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT5_2	RESER	VED	RESE	RVED	TXD1	0	GPIO7	I/O
				- 329 -	Publication	Release D	Date: November Re	• 23, 2013 evision A3



DTECEC2	11		10	)	01		00			
PT5CFG3	Name	Туре	Name	Туре	Name	Туре	Name	Туре		
PORT5_3	RESERV	RESERVED		RVED	RXD1	I	GPIO8	I/O		
				0	XV.					
DTEOEO4	11		10	10		B.	00			
PT5CFG4	Name	Туре	Name	Туре	Name	Туре	Name	Туре		
PORT5_4	PS2CLK	0	CTS1	I	TXD2	ю	GPIO9	I/O		
Continued										
DISCEOS	11		10		01		00			
PT5CFG5	Name	Туре	Name	Туре	Name	Туре	Name	Туре		
PORT5_5	PS2DATA	I/O	RTS1	Ю	RXD2	1	GPIO10	I/O		
	·						6			
DTEOFOR	11		10	10		01		00		
PT5CFG6	Name	Туре	Name	Туре	Name	Туре	Name	Туре		
PORT5_6	TIMER0	0	SFRM	0	SCL0	I/O	GPIO11	I/O		
								9		
DTEOFO7	11		10	10		01				
PT5CFG7	Name	Туре	Name	Туре	Name	Туре	Name	Туре		
PORT5_7	TIMER1	0	SSPTXD	0	SDA0	I/O	GPIO12	I/O		

PT5CFG8	11		10		01		00	
PI5CFG6	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT5_8	KPROW2	0	SSPSCLK	0	SCL1	I/O	GPIO13	I/O

		Name	туре	Name	туре	Name	туре	Name	туре
Str.	PORT5_8	KPROW2	0	SSPSCLK	0	SCL1	I/O	GPIO13	I/O
NºF.									
92.2	PTSCECO	11		10		01		00	
-72	PT5CFG9	Name	Туре	Name	Туре	Name	Туре	Name	Туре
X	PORT5_9	KPROW3	0	SSPRXD	I/O	SDA1	I/O	GPIO14	I/O
	Ke so								

DIECECIO	11		10		01		00	
PT5CFG10	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT5_10	RESERV	'ED	USBPWREN	0	nWDOG	0	GPIO15	I/O
				- 330 -	Publication	Release D	Date: November Re	· 23, 2013 vision A3

PT5CFG11	11		10		01		00	
PISCEGII	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT5_11	RESERVED		RESERVED		nIRQ0	I	GPIO16	I/O

DTECEC42	11		10		01		00	
PT5CFG12	Name	Туре	Name	Туре	Name	Туре	Name	Туре
PORT5_12	RESERVED		USBOVCUR	I	nIRQ1	2 T	GPIO17	I/O

### GPIO Port5 Direction Register (GPIO\_DIR5)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_DIR5	0xFFF8_3054	R/W	GPIO port5 in/out direction control and pull-up enable register	0x0000_0000

31	30	29	28	27	26	25	24		
R	ESERVED			PUPEN5[12:8]					
23         22         21         20         19         18         17         16									
PUPEN5[7:0]									
15	14	13	12	11	10	9	8		
R	ESERVED			0	MDEN5[12:8	8]			
7	6	5	4	3	2	1	0		
	OMDEN5[7:0]								

BITS		DESCRIPTION					
[31:29]	RESERVED	-					
[28:16]	PUPEN5	<b>GPI017 ~ GPI05 port pin internal pull-up resister enable</b> There are 13 bits for this register, the corresponding bit is set to "1" will enable pull-up resister on IO pin. 1 = enable 0 = disable After power on the pull-up resisters are disable.					
[15:13]	RESERVED						
[12:0]	OUTEN5	<ul> <li>GPI017 ~ GPI05 output mode enable</li> <li>1 = output mode</li> <li>0 = input mode</li> <li>NOTE: Output mode enable bits are valid only when bit</li> <li>PT5CFG12-0 is configured as general purpose I/O mode.</li> <li>Each port pin can be enabled individually by setting the corresponding control bit.</li> </ul>					

- 331 -

7

REGISTE	R	A	DDRESS	R/W DESCRIPTION			RESET VALUE		
GPIO_DATAC	OUT5	0xF	FF8_3058	R/W	GPIO port5 data output register			0x0	000_000
					1	Sec. 7			
31	30		29	28	27	26	2	5	24
				RE	SERVED	CO. X	5		
23	22		21	20	19	18	17	7	16
RESERVED									
15	14		13	12	11	10	9	1	8

DATAOUT5[12:8]

2

1

0

### GPIO Port5 Data Output Register (GPIO\_DATAOUT5)

5

BITS		DESCRIPTION						
[31:13]	RESERVED	-						
		PORT5 data output value						
[12:0]	DATAOUT5	Writing data to this register will reflect the data value on the corresponding port5 pin when it is configured as general purpose output pin. And writing data to reserved bits is not effective.						

DATAOUT5[7:0]

3

4


### GPIO Port5 Data Input Register (GPIO\_DATAIN5)

RESERVED

6

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_DATAIN5	0xFFF8_305C	R/W	GPIO port5 data input register	0xXXXX_XXXX

	23 22 21 20 19 18 17 16 RESERVED							
15	14	13	12	11	10	9	8	
Ŷ	RESERVED			DATAIN5[12:8]				
7	6	5	4	3	2	1	0	



BITS		DESCRIPTION					
[31:13]	RESERVED	- Dr					
[12:0]	DATAIN5	Port5 input data register The DATAIN5 indicates the status of each GPIO17~GPIO5 pin regardless of its operation mode. The reserved bits will be read as 0s.					

### GPIO Debounce Control Register (GPIO\_DBNCECON)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_DBNCECON	0xFFF8_3070	R/W	GPIO debounce control register	0xXXXX_XX00

						V I walk		
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESERVED								
15	14	13	12	11	10	9	8	
RESERVED								
7	6	5	4	3	2	1	0	
RESERVED	DBCLKSEL			RESE	RVED	DBEN1	DBEN0	

	BITS		DESCRIPTION
100	[31:7]	RESERVED	-
			Debounce Clock Selection
and the	[6:4]	DBCLKSEL	These 3 bits are used to select the clock rate for de-bouncer circuit. The relationship between the system clock HCLK and the de-bounce clock TCLK_BUN is as follows: <b>TCLK_BUN = HCLK / 2</b> <sup>DBCLKSEL</sup>
SZ - SZ	[3:2]	RESERVED	-
X	S	5	Debounce circuit enable for GPIO17 (nIRQ1)
	[1]	DBEN1	1 = Enable GPIO17 debounce function
	-Un	0	0 = Disable GPIO17 debounce function
	Y S	2 Cr.	Debounce circuit enable for GPIO16 (nIRQ0)
	[0]	DBEN0	1 = Enable GPIO16 debounce function
		492	0 = Disable GPIO16 debounce function

- 333 -

### GPIO Interrupt Configuration Register (GPIO\_XICFG)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_XICFG	0xFFF8_3074	R/W	Extend interrupt configure register	0xXXXX_XX00

31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESERVED								
15	14	13	12	11	10	9	8	
RESERVED								
7	6	5	4	3	2	1	0	
EnIRQ3	DBE3	ISTY	PE3	EnlRQ2	DBE2	ISTY	PE2	

	BITS	DESCRIPTION							
	[31:8]	RESERVED	-						
			Enable nIRQ3						
			Setting this bit 1 to enable nIRQ3.						
	r	E 1500	1 = Enable nIRC	23					
	[7]	EnIRQ3	0 = Disable nIR0	23					
-			The AIC interrupt channel 31 is reserved for nIRQ3 and nIRQ2 (wired-OR), if this bit is set and nIRQ3 occur, then it will send an interrupt request signal into AIC module.						
			Debounce circuit enable for nIRQ3						
Sec.	[6]	DBE3	(alternative function of nWAIT pin)						
and			The nIRQ3 shares the same debounce circuit with nIRQ[3:0], software can configure debounce sampling time in GPIO_DEBNCE control register. DBE3 function is the same as DBE0 in GPIO_DBENCE register.						
~ (>>			1 = Enable debounce						
- C			0 = Disable debounce						
	Son?	2	nIRQ3 source t	уре					
	- Sy	50		ISTYPE3	Interrupt Source Type				
	[E, 4]	ICTYDE2		2'b00	LOW level sensitive				
	[5:4]	ISTYPE3		2'b01	HIGH level sensitive				
			2	2'b10	Negative edge triggered				
			N.C.	2'b11	Positive edge triggered				

- 334 -

BITS		DESCRIPTION							
[3]	EnIRQ2	Enable nIRQ2 Setting this bit 1 to enable nIRQ2 1 = Enable nIRQ2 0 = Disable nIRQ2 The AIC interrupt channel 31 is reserved for nIRQ3 and nIRQ2 (wire-OR), if this bit is set and nIRQ2 occur, then it will send an interrupt request signal into AIC module.							
[2]	DBE2	Debounce circuit enable for nIRQ2         (alternative function of GPIO0 pin)         1 = Enable debounce         0 = Disable debounce         The nIRQ2 shares the same debounce circuit with nIRQ[1:0], software can configure debounce sampling time in GPIO_DEBNCE control register.         DBE2 function is the same as DBE0 in GPIO_DBENCE register.							
[1:0]	ISTYPE2	nIRQ2 source ty		Interrupt Source Type         LOW level sensitive         HIGH level sensitive         Negative edge triggered         Positive edge triggered					

- 335 -



REGIS	TER	ADDRESS R/W DESCRIPTION			RESET VALUE		
GPIO_XIST	ATUS	0xFFF8_3078	R/W	Extend interr	xtend interrupt status regis		0xXXXX_XX00
					AL X		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
			RE	SERVED		22	
15	14	13	12	11	10	9	8
RESERVED							2 th
7	6	5	4	3	2	1	0
	RESERVED						3 nIRQ2

### GPIO Interrupt Status Register (GPIO\_XISTATUS)

	BITS	DESCRIPTION					
	[31:2]	RESERVED	-				
	[1] nIRQ3		Interrupt 3 status When interrupt input is detected with ISTYPE3 triggered condition, this flag will be set. It must be cleared by software. 1 = interrupt nIRQ3 is detected.				
			0 = No interrupt				
			Interrupt 2 status				
	[0]	nIRQ2	When interrupt input is detected with ISTYPE2 triggered condition, this flag will be set. It must be cleared by software.				
100			1 = interrupt nIRQ2 is detected.				
mil			0 = no interrupt				
			Publication Release Date: November 23, 2013				
			- 336 - Revision A3				

### 6.14 I<sup>2</sup>C Interface

 $I^2C$  is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The  $I^2C$  standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Serial, 8-bit oriented bi-directional data transfers can be made up to 100 kbit/s in Standard-mode, up to 400 kbit/s in the Fast-mode, or up to 3.4 Mbit/s in the High-speed mode. Only 100kbps and 400kbps modes are supported directly. For High-speed mode special IOs are needed. If these IOs are available and used, then High-speed mode is also supported.

Data is transferred between a Master and a Slave synchronously to SCL on the SDA line on a **byte-bybyte** basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the **MSB being transmitted first**. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP).

The I<sup>2</sup>C Master Core includes the following features:


- AMBA APB interface compatible
- Compatible with Philips I<sup>2</sup>C standard, support master mode
- Multi Master Operation
- Clock stretching and wait state generation
- Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer
- Software programmable acknowledge bit
- Arbitration lost interrupt, with automatic transfer cancellation
- Start/Stop/Repeated Start/Acknowledge generation
- Start/Stop/Repeated Start detection
- Bus busy detection
- Supports 7 bit addressing mode
- Fully static synchronous design with one clock domain
- Software mode I<sup>2</sup>C

- 337 -

#### 6.14.1 I<sup>2</sup>C Protocol

Normally, a standard communication consists of four parts:

- 1) START or Repeated START signal generation
- 2) Slave address transfer
- 3) Data transfer
- 4) STOP signal generation



- 338 -

#### START or Repeated START signal


When the bus is free/idle, meaning no master device is engaging the bus (both SCL and SDA lines are high), a master can initiate a transfer by sending a START signal. A START signal, usually referred to as the **S-bit**, is defined as a **HIGH to LOW** transition on the SDA line while SCL is **HIGH**. The START signal denotes the beginning of a new data transfer.

A Repeated START (Sr) is a START signal without first generating a STOP signal. The master uses this method to communicate with another slave or the same slave in a different transfer direction (e.g. from writing to a device to reading from a device) without releasing the bus.

The I<sup>2</sup>C core generates a START signal when the START bit in the Command Register (CMDR) is set and the READ or WRITE bits are also set. Depending on the current status of the SCL line, a START or Repeated START is generated.

#### STOP signal


The master can terminate the communication by generating a STOP signal. A STOP signal, usually referred to as the **P-bit**, is defined as a **LOW to HIGH** transition on the SDA line while SCL is **HIGH**.



#### **Slave Address Transfer**

The first byte of data transferred by the master immediately after the START signal is the slave address. This is a 7-bits calling address followed by a RW bit. The RW bit signals the slave the data transfer direction. No two slaves in the system can have the same address. Only the slave with an address that matches the one transmitted by the master will respond by returning an acknowledge bit by pulling the SDA low at the 9th SCL clock cycle.

The core treats a Slave Address Transfer as any other write action. Store the slave device's address in the Transmit Register (TxR) and set the WRITE bit. The core will then transfer the slave address on the bus.




- 339 -

#### **Data Transfer**

Once successful slave addressing has been achieved, the data transfer can proceed on a byte-by-byte basis in the direction specified by the RW bit sent by the master. Each transferred byte is followed by an acknowledge bit on the 9th SCL clock cycle. If the slave signals a **Not Acknowledge (NACK)**, the master can generate a STOP signal to abort the data transfer or generate a Repeated START signal and start a new transfer cycle.

If the master, as the receiving device, does **Not Acknowledge (NACK)** the slave, the slave releases the SDA line for the master to generate a STOP or Repeated START signal.

To write data to a slave, store the data to be transmitted in the Transmit Register (TxR) and set the WRITE bit. To read data from a slave, set the READ bit. During a transfer the core set the  $I^2C_TIP$  flag, indicating that a **Transfer is In Progress**. When the transfer is done the  $I^2C_TIP$  flag is cleared, the IF flag set if enabled, then an interrupt generated. The Receive Register (RxR) contains valid data after the IF flag has been set. The software may issue a new write or read command when the  $I^2C_TIP$  flag is cleared.



- 340 -

### 6.14.2 I<sup>2</sup>C Serial Interface Control Registers Map

R: read only, W: write only, R/W: both read and write

NOTE1: The reset value of I<sup>2</sup>C\_WR0/1 is 0x3F only when SCR, SDR and SER are connected to pull high resistor.

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE						
	I <sup>2</sup> C Interface 0									
I <sup>2</sup> C_CSR0	0xFFF8_6000	R/W	I <sup>2</sup> C0 Control and Status Register	0x0000_0000						
I <sup>2</sup> C_DIVIDER0	0xFFF8_6004	R/W	I <sup>2</sup> C0 Clock Prescale Register	0x0000_0000						
I <sup>2</sup> C_CMDR0	0xFFF8_6008	R/W	I <sup>2</sup> C0 Command Register	0x0000_0000						
I <sup>2</sup> C_SWR0	0xFFF8_600C	R/W	I <sup>2</sup> C0 Software Mode Control Register	0x0000_003F						
I <sup>2</sup> C_RxR0	0xFFF8_6010	R	I <sup>2</sup> C0 Data Receive Register	0x0000_0000						
I <sup>2</sup> C_TxR0	0xFFF8_6014	R/W	I <sup>2</sup> C0 Data Transmit Register	0x0000_0000						
			I <sup>2</sup> C Interface 1							
I <sup>2</sup> C_CSR1	0xFFF8_6100	R/W	I <sup>2</sup> C1 Control and Status Register	0x0000_0000						
I <sup>2</sup> C_DIVIDER1	0xFFF8_6104	R/W	I <sup>2</sup> C1 Clock Prescale Register	0x0000_0000						
I <sup>2</sup> C_CMDR1	0xFFF8_6108	R/W	I <sup>2</sup> C1 Command Register	0x0000_0000						
I <sup>2</sup> C_SWR1	0xFFF8_610C	R/W	I <sup>2</sup> C1 Software Mode Control Register	0x0000_003F						
I <sup>2</sup> C_RxR1	0xFFF8_6110	R	I <sup>2</sup> C1 Data Receive Register	0x0000_0000						
I <sup>2</sup> C_TxR1	0xFFF8_6114	R/W	I <sup>2</sup> C1 Data Transmit Register	0x0000_0000						

### I<sup>2</sup>C Control and Status Register 0/1 (I<sup>2</sup>C\_CSR0/1)

REGISTER	ADDRESS R/W		DESCRIPTION	RESET VALUE	
I <sup>2</sup> C_CSR0	0xFFF8_6000	R/W	I <sup>2</sup> C Control and Status Register 0	0x0000_0000	
I <sup>2</sup> C_CSR1	0xFFF8_6100	R/W	I <sup>2</sup> C Control and Status Register 1	0x0000_0000	

23 22	2 21	20	19	18	17
15 14	4 13	Re 12	eserved	10	9
[	Reserved		I <sup>2</sup> C_RxACK	I <sup>2</sup> C_BUSY	I <sup>2</sup> C_AL
7 6	5	4	3	2	1
Reserved	Tx_1	NUM	Reserved	IF	IE

BITS		DESCRIPTIONS
[31:12]	Reserved	Reserved
[11]	I <sup>2</sup> C_RxACK	Received Acknowledge From Slave (Read only) This flag represents acknowledge from the addressed slave. 0 = Acknowledge received (ACK). 1 = Not acknowledge received (NACK).
[10]	I <sup>2</sup> C_BUSY	<ul> <li>I<sup>2</sup>C Bus Busy (Read only)</li> <li>0 = After STOP signal detected.</li> <li>1 = After START signal detected.</li> </ul>
[9]	I <sup>2</sup> C_AL	Arbitration Lost (Read only) This bit is set when the I <sup>2</sup> C core lost arbitration. Arbitration is lost when: A STOP signal is detected, but no requested. The master drives SDA high, but SDA is low.
[8]	I <sup>2</sup> C_TIP	<ul> <li>Transfer In Progress (Read only)</li> <li>0 = Transfer complete.</li> <li>1 = Transferring data.</li> <li>NOTE: When a transfer is in progress, you will not allow writing to any register of the I<sup>2</sup>C master core except SWR.</li> </ul>
[5:4]	Tx_NUM	<b>Transmit Byte Counts</b> These two bits represent how many bytes are remained to transmit. When a byte has been transmitted, the Tx_NUM will decrease 1 until all bytes are transmitted (Tx_NUM = 0x0) or NACK received from slave. Then the interrupt signal will assert if IE was set. 0x0 = Only one byte is left for transmission. 0x1 = Two bytes are left to for transmission. 0x2 = Three bytes are left for transmission. 0x3 = Four bytes are left for transmission.
[3]	Reserved	Reserved
[2]	IF	Interrupt Flag The Interrupt Flag is set when: Transfer has been completed. Transfer has not been completed, but slave responded NACK (in multi-byte transmit mode). Arbitration is lost. NOTE: This bit is read only, but can be cleared by writing 1 to this bit.
[1]	E IE	Interrupt Enable 0 = Disable I <sup>2</sup> C Interrupt. 1 = Enable I <sup>2</sup> C Interrupt.
[0]	I <sup>2</sup> C_EN	<b>I<sup>2</sup>C Core Enable</b> 0 = <b>Disable</b> I <sup>2</sup> C core, serial bus outputs are controlled by SDW/SCW. 1 = <b>Enable</b> I <sup>2</sup> C core, serial bus outputs are controlled by I <sup>2</sup> C core.

### I<sup>2</sup>C Prescale Register 0/1 (I<sup>2</sup>C\_DIVIDER 0 /1)

REGISTER	TER ADDRESS F		DESCRIPTION	RESET VALUE	
I <sup>2</sup> C_DIVIDER0	0xFFF8_6004	R/W	I <sup>2</sup> C Clock Prescale Register 0	0x0000_0000	
I <sup>2</sup> C_DIVIDER1	0xFFF8_6104	R/W	I <sup>2</sup> C Clock Prescale Register 1	0x0000_0000	

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
DIVIDER[15:8]										
7	6	5	4	3	2	1	0			
			DIVIDE	R[7:0]	·		•			
							11.2.5			

BITS		DESCRIPTIONS
[15:0]	DIVIDER	Clock Prescale Register It is used to prescale the SCL clock line. Due to the structure of the I <sup>2</sup> C interface, the core uses a 5*SCL clock internally. The prescale register must be programmed to this 5*SCL frequency (minus 1). Change the value of the prescale register only when the "I <sup>2</sup> C_EN" bit is cleared. Example: pclk = 32MHz, desired SCL = 100KHz $prescale = \frac{32MHz}{5*100KHz} - 1 = 63(dec) = 3F(hex)$
		Publication Release Date: November 23, 2013
		Publication Release Date: November 23, 201. - 343 - Revision A.

### I<sup>2</sup>C Command Register 0/1 (I<sup>2</sup>C\_CMDR 0/1)

REGISTER	ADDRESS R/W		DESCRIPTION	RESET VALUE
I <sup>2</sup> C_CMDR0	0xFFF8_6008	R/W	I <sup>2</sup> C Command Register 0	0x0000_0000
I <sup>2</sup> C_CMDR1	0xFFF8_6108	R/W	I <sup>2</sup> C Command Register 1	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			Rese	rved						
7	6	5	4	3	2	1	0			
	Reserved	READ	WRITE	ACK						

**NOTE:** Software can write this register only when  $I^2C_EN = 1$ .

	BITS		DESCRIPTIONS	
	[31:5]	Reserved	Reserved	
	[4]	[4] <b>START</b> Generate Start Condition Generate (repeated) start condition on I <sup>2</sup> C bus.		
	[3]	STOP         Generate Stop Condition           Generate stop condition on I <sup>2</sup> C bus.		
	[2]	READ	Read Data From Slave Retrieve data from slave.	
	[1]	WRITE	Write Data To Slave Transmit data to slave.	
	[0]	ACK	Send Acknowledge To Slave When I <sup>2</sup> C behaves as a receiver, sent ACK (ACK = '0') or NACK (ACK = '1') to slave.	

NOTE: The START, STOP, READ and WRITE bits are cleared automatically while transfer finished. READ and WRITE cannot be set concurrently. Chord Charles

- 344 -

### I<sup>2</sup>C Software Mode Register 0/1(I<sup>2</sup>C\_SWR 0/1)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
I <sup>2</sup> C_SWR0	0xFFF8_600C	R/W	I <sup>2</sup> C Software Mode Control Register 0	0x0000_003F
I <sup>2</sup> C_SWR1	0xFFF8_610C	R/W	I <sup>2</sup> C Software Mode Control Register 1	0x0000_003F

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
			K~~	An						
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
Rese	erved	Reserved	SDR	SCR	Reserved	SDW	SCW			

Note: This register is used as software mode of  $I^2C$ . Software can read/write this register no matter  $I^2C\_EN$  is 0 or 1. But SCL and SDA are controlled by software only when  $I^2C\_EN = 0$ .

	BITS		DESCRIPTIONS
	[31:6]	Reserved	Reserved
	[5]	Reserved	Reserved
A COLOR	[4]	SDR	Serial Interface SDA Status (Read only) 0 = SDA is Low. 1 = SDA is High.
	[3]	SCR	Serial Interface SCK Status (Read only) 0 = SCL is Low. 1 = SCL is High.
	[2]	Reserved	Reserved
	[1]	SDW	Serial Interface SDA Output Control 0 = SDA pin is driven Low. 1 = SDA pin is tri-state.
	[0]	scw	Serial Interface SCK Output Control 0 = SCL pin is driven Low. 1 = SCL pin is tri-state.
		NO.	Publication Release Date: November 23, 2013 - 345 - Revision A3

I <sup>2</sup> C Data R	eceive Re	gist	er 0/1	(I <sup>2</sup> C_RxR	0/1)				
REGISTER	R OFFS	ET	R/W		DESCRIPT	ION	RES	RESET VALUE	
I <sup>2</sup> C_RXR0	0xFFF8_	6010	R	I <sup>2</sup> C Data Rec	eive Register	r 0	0x0	000_0000	
I <sup>2</sup> C_RXR1	0xFFF8_	6110	R	I <sup>2</sup> C Data Receive Register 1			0x0	0x0000_0000	
31	30		29	28	27	26	25	24	
				Rese	erved	Ser	Ta		
23	22	21		20	19	18	17	16	
				Rese	erved			'n	
15	14	13		12	11	10	9	8	
	Reserved								
7	6	5		4	3	2	1	0	
				Rx[	7:0]				

		KX[7.0]
		18
BITS		DESCRIPTIONS
[31:8]	Reserved	Reserved
[7:0]	Rx	<b>Data Receive Register</b> The last byte received via I <sup>2</sup> C bus will put on this register. The I <sup>2</sup> C core only used 8-bit receive buffer.

- 346 -



I <sup>2</sup> C Data Transmit Register 0/1 (I <sup>2</sup> C_TxR 0/1)						
REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE		
I <sup>2</sup> C_TXR0	0xFFF8_6014	R/W	I <sup>2</sup> C Data Transmit Register	0x0000_0000		
I <sup>2</sup> C_TXR1	0xFFF8_6114	R/W	I <sup>2</sup> C Data Transmit Register	0x0000_0000		

i.				
	REGISTER	ADDRESS	R/W	DESCRIPTION

30	29	28	27	26	25	24		
Tx[31:24]								
22	21	20	19	18	17	16		
Tx[23:16]								
14	13	12	11	10	9	8		
		Tx[1	5:8]					
6	5	4	3	2	1	0		
Tx[7:0]								
	22 14	22 21 14 13	Tx[3:       22     21     20       Tx[2:     Tx[2:       14     13     12       Tx[1     5     4	Tx[31:24]       22     21     20     19       Tx[23:16]     Tx[23:16]       14     13     12     11       Tx[15:8]       6     5     4     3	Tx[31:24]       22     21     20     19     18       Tx[23:16]       14     13     12     11     10       Tx[15:8]       6     5     4     3     2	Tx[31:24]       22     21     20     19     18     17       Tx[23:16]       14     13     12     11     10     9       Tx[15:8]       6     5     4     3     2     1		

BITS		DESCRIPTIONS					
		Data Transmit Register					
[31:0]	Тх	The I <sup>2</sup> C core used 32-bit transmit buffer and provide multi-byte transmit function. Set CSR[Tx_NUM] to a value that you want to transmit. I <sup>2</sup> C core will always issue a transfer from the highest byte first. For example, if CSR[Tx_NUM] = 0x3, Tx[31:24] will be transmitted first, then Tx[23:16], and so on. In case of a data transfer, all bits will be treated as data.					
		In case of a slave address transfer, the first 7 bits will be treated as 7- bit address and the LSB represent the R/W bit. In this case,					
		LSB = 1, reading from slave					
N 32.		LSB = 0, writing to slave					

- 347 -

#### 6.15 Universal Serial Interface

The USI is a synchronous serial interface performs a serial-to-parallel conversion on data characters received from the peripheral, and a parallel-to-serial conversion on data characters received from CPU. It can generate an interrupt signal when data transfer is finished and can be cleared by writing 1 to the interrupt flag. The active level of device/slave select signal can be chosen to low active or high active, which depends on the peripheral it's connected. Writing a divisor into DIVIDER register can program the frequency of serial clock output. This master core contains four 32-bit transmit/receive buffers, and can provide burst mode operation. The maximum bits can be transmitted/received is 32 bits, and can transmit/receive data up to four times successive.

The USI (Microwire/SPI) Master Core includes the following features:

- AMBA APB interface compatible
- Support USI (Microwire/SPI) master mode
- Full duplex synchronous serial data transfer
- Variable length of transfer word up to 32 bits
- Provide burst mode operation, transmit/receive can be executed up to four times in one transfer


- 348 -

- MSB or LSB first data transfer
- Rx and Tx on both rising or falling edge of serial clock independently
- 1 slave/device select lines
- Fully static synchronous design with one clock domain




#### 6.15.1 USI Timing Diagram

The timing diagram of USI is shown as following.



### Figure 6.15.1 USI Timing



#### Figure 6.15.2 Alternate Phase SCLK Clock Timing

- 349 -

### 6.15.2 USI Registers Map

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USI_CNTRL	0xFFF8_6200	R/W	Control and Status Register	0x0000_0004
USI_DIVIDER	0xFFF8_6204	R/W	Clock Divider Register	0x0000_0000
USI_SSR	0xFFF8_6208	R/W	Slave Select Register	0x0000_0000
Reserved	0xFFF8_620C	N/A	Reserved	N/A
USI_Rx0	0xFFF8_6210	R	Data Receive Register 0	0x0000_0000
USI_Rx1	0xFFF8_6214	R	Data Receive Register 1	0x0000_0000
USI_Rx2	0xFFF8_6218	R	Data Receive Register 2	0x0000_0000
USI_Rx3	0xFFF8_621C	R	Data Receive Register 3	0x0000_0000
USI_Tx0	0xFFF8_6210	W	Data Transmit Register 0	0x0000_0000
USI_Tx1	0xFFF8_6214	W	Data Transmit Register 1	0x0000_0000
USI_Tx2	0xFFF8_6218	W	Data Transmit Register 2	0x0000_0000
USI_Tx3	0xFFF8_621C	W	Data Transmit Register 3	0x0000_0000

- 350 -

NOTE 1: When software programs CNTRL, the GO\_BUSY bit should be written last.

### USI\_Control and Status Register (USI\_CNTRL)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USI_CNTRL 0xFFF8_6200		R/W	USI Control and Status Register	0x0000_0004

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
		Rese	erved			IE	IF		
15	14	13	12	11	10	9	8		
	SLE	EP		POL	LSB	Tx_	NUM		
7	6	5	4	3	2	1	0		
		Tx_BIT_LEN			Tx_NEG	Rx_NEG	GO_BUSY		

	BITS DESCRIPTIONS			
	[31:18]	Reserved	Reserved	
	[17]	IE	Interrupt Enable 0 = Disable USI Interrupt. 1 = Enable USI Interrupt.	
北	[16]	IF	<ul> <li>Interrupt Flag</li> <li>0 = It indicates that the transfer dose not finish yet.</li> <li>1 = It indicates that the transfer is done. The interrupt flag is set if it was enable.</li> <li>NOTE: This bit is read only, but can be cleared by writing 1 to this bit.</li> </ul>	
	[15:12]	SLEEP	Suspend Interval These four bits provide the configuration of suspend interval between two successive transmit/receive in a transfer. The default value is 0x0. When CNTRL [Tx_NUM] = 00, setting this field has no effect on transfer. The desired interval is obtained according to the following equation (from the last falling edge of current sclk to the first rising edge of next sclk): (CNTRL[SLEEP] + 2)*period of SCLK SLEEP = 0x0 2 SCLK clock cycle SLEEP = 0x1 3 SCLK clock cycle  SLEEP = 0xe 16 SCLK clock cycle SLEEP = 0xf 17 SCLK clock cycle	

- 351 -

	Continued		DEGODIDEIGNO
	BITS		DESCRIPTIONS
	[11]	POL	Polarity This bit decides SCLK pin status when USI in idle state or transmission is completed. 1 = SCLK stops at high 0 = SCLK stops at low
	[10]	LSB	Send LSB First 0 = The MSB is transmitted/received first (which bit in TxX/RxX register that is depends on the Tx_BIT_LEN field in the CNTRL register). 1 = The LSB is sent first on the line (bit TxX[0]), and the first bit received from the line will be put in the LSB position in the Rx register (bit RxX[0]).
	[9:8]	Tx_NUM	<ul> <li>Transmit/Receive Numbers</li> <li>This field specifies how many transmit/receive numbers should be executed in one transfer.</li> <li>00 = Only one transmit/receive will be executed in one transfer.</li> <li>01 = Two successive transmit/receive will be executed in one transfer.</li> <li>10 = Three successive transmit/receive will be executed in one transfer.</li> <li>11 = Four successive transmit/receive will be executed in one transfer.</li> </ul>
	[7:3]	Tx_BIT_LEN	Transmit Bit Length This field specifies how many bits are transmitted in one transmit/receive. Up to 32 bits can be transmitted. Tx_BIT_LEN = 0x01 1 bit Tx_BIT_LEN = 0x02 2 bits  Tx_BIT_LEN = 0x1f 31 bits
	[2]	Tx_NEG	Tx_BIT_LEN = 0x00 32 bits         Transmit On Negative Edge         0 = The mw_so_o signal is changed on the rising edge of mw_sclk_o.         1 = The mw_so_o signal is changed on the falling edge of mw_sclk_o.
	[1]	Rx_NEG	<b>Receive On Negative Edge</b> 0 = The mw_si_i signal is latched on the <b>rising</b> edge of mw_sclk_o. 1 = The mw_si_i signal is latched on the <b>falling</b> edge of mw_sclk_o.
	[0]	GO_BUSY	Go and Busy Status 0 = Writing 0 to this bit has no effect. 1 = Writing 1 to this bit starts the transfer. This bit remains set during the transfer and is automatically cleared after transfer finished. NOTE: All registers should be set before writing 1 to the GO_BUSY bit in the CNTRL register. When a transfer is in progress, writing to any register of the USI(Microwire/SPI) master core has no effect.
		N STORY	Publication Release Date: November 23, 2013 - 352 - Revision A3

### USI Divider Register (USI\_DIVIDER)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USI_Divider	USI_Divider 0xFFF8_6204		USI Clock Divider Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	•		DIVIDE	R[15:8]						
7	6	5	4	3	2	1	0			
	DIVIDER[7:0]									

BITS		DESCRIPTIONS
[15:0]	DIVIDER	Clock Divider Register The value in this field is the frequency divider of the system clock pclk to generate the serial clock on the output mw_sclk_o. The desired frequency is obtained according to the following equation: $f_{sclk} = \frac{f_{pclk}}{(DIVIDER+1)*2}$ NOTE: Suggest DIVIDER should be at least 1.
A.		

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USI_SSR	USI_SSR 0xFFF8_6208 R/W		USI Slave Select Register	0x0000_0000
			ALL THE STATE	

				201					
30	29	28	27	26	25	24			
Reserved									
22	21	20	19	18	17	16			
Reserved									
14	13	12	11	10	9	8			
•		Rese	erved						
6	5	4	3	2	1	0			
Rese	erved		ASS	SS_LVL	SSR	[1:0]			
	22 14 6	22 21 14 13	Rese       22     21       22     21       20       Rese       14     13       12       Rese       6     5	Reserved           22         21         20         19           Reserved           14         13         12         11           Reserved           6         5         4         3	Reserved       22     21     20     19     18       Reserved       14     13     12     11     10       Reserved       6     5     4     3     2	Reserved       22     21     20     19     18     17       Reserved       14     13     12     11     10     9       Reserved       6     5     4     3     2     1			

	BITS		DESCRIPTIONS					
	[3]	ASS	Automatic Slave Select 0 = If this bit is cleared, slave select signals are asserted and de- asserted by setting and clearing related bits in SSR register. 1 = If this bit is set, mw_ss_o signals are generated automatically. It means that device/slave select signal, which is set in SSR register is asserted by the USI controller when transmit/receive is started by setting CNTRL[GO_BUSY], and is de-asserted after every transmit/receive is finished.					
AL COLOR	[2]	SS_LVL	Slave Select Active Level It defines the active level of device/slave select signal (mw_ss_o). 0 = The mw_ss_o slave select signal is active Low. 1 = The mw_ss_o slave select signal is active High.					
	[1:0]	SSR	Slave Select Register If SSR[ASS] bit is cleared, writing 1 to any bit location of this field sets the proper mw_ss_o line to an active state and writing 0 sets the line back to inactive state. If SSR[ASS] bit is set, writing 1 to any bit location of this field will select appropriate mw_ss_o line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. (The active level of mw_ss_o is specified in SSR[SS_LVL]). NOTE: This interface can only drive one device/slave at a given time. Therefore, the slave select of the selected device must be set to its active level before starting any read or write transfer.					

### USI Data Receive Register 0/1/2/3 (USI\_Rx0/1/2/3)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USI_RX0	0xFFF8_6210	R	USI Data Receive Register 0	0x0000_0000
USI_RX1	0xFFF8_6214	R	USI Data Receive Register 1	0x0000_0000
USI_RX2	0xFFF8_6218	R	USI Data Receive Register 2	0x0000_0000
USI_RX3	0xFFF8_621C	R	USI Data Receive Register 3	0x0000_0000

31	30	29	28	27	26	25	24		
Rx[31:24]									
23	22	21	20	19	18	17	16		
	Rx[23:16]								
15	14	13	12	11	10	9	8		
			Rx[1	5:8]					
7	6	5	4	3	2	1	0		
	Rx[7:0]								

	BITS		DESCRIPTIONS
			Data Receive Register
	[31:0]	Rx	The Data Receive Registers hold the value of received data of the last executed transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if CNTRL[Tx_BIT_LEN] is set to 0x08 and CNTRL[Tx_NUM] is set to 0x0, bit Rx0[7:0] holds the received data.
歌			<b>NOTE:</b> The Data Receive Registers are <b>read only</b> registers. A Write to these registers will actually modify the Data Transmit Registers because those registers share the same FFs.
			Publication Release Date: November 23, 2013 - 355 - Revision A3

### Data Transmit Register 0/1/2/3 (Tx0/1/2/3)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USI_TX0	0xFFF8_6210	W	USI Data Transmit Register 0	0x0000_0000
USI_TX1	0xFFF8_6214	W	USI Data Transmit Register 1	0x0000_0000
USI_TX2	0xFFF8_6218	W	USI Data Transmit Register 2	0x0000_0000
USI_TX3	0xFFF8_621C	W	USI Data Transmit Register 3	0x0000_0000

31	30	29	28	27	26	25	24
			Tx[3	1:24]		820	n.
23	22	21	20	19	18	17	16
			Tx[2	3:16]			
15	14	13	12	11	10	9	8
			Tx[1	5:8]			
7	6	5	4	3	2	1	0
			Tx[	7:0]			

BITS	DESCRIPTIONS						
		Data Transmit Register					
[31:0]	Тх	The Data Transmit Registers hold the data to be transmitted in the next transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if CNTRL[Tx_BIT_LEN] is set to 0x08 and the CNTRL[Tx_NUM] is set to 0x0, the bit Tx0[7:0] will be transmitted in next transfer. If CNTRL[Tx_BIT_LEN] is set to 0x00 and CNTRL[Tx_NUM] is set to 0x3, the core will perform four 32-bit transmit/receive successive using the same setting (the order is Tx0[31:0], Tx1[31:0], Tx2[31:0], Tx3[31:0]).					
AN AN	No.	<b>NOTE:</b> The RxX and TxX registers share the same flip-flops, which means that what is received from the input data line in one transfer will be transmitted on the output data line in the next transfer if no write access to the TxX register is executed between the transfers.					
		Publication Release Date: November 23, 2013 - 356 - Revision A3					

#### 6.16 PWM

The NUC745 have 4 channels PWM timers. They can be divided into two groups. Each group has 1 Prescaler, 1 clock divider, 2 clock selectors, 2 16-bit counters, 2 16-bit comparators, 1 Dead-Zone generator. They are all driven by PCLK (80 MHz). Each channel can be used as a timer and issue interrupt independently.

Two channels PWM timers in one group share the same prescaler. Clock divider provides each channel with 5 clock sources (1, 1/2, 1/4, 1/8, 1/16). Each channel receives its own clock signal from clock divider which receives clock from 8-bit prescaler. The 16-bit counter in each channel receive clock signal from clock selector and can be used to handle one PWM period. The 16-bit comparator compares number in counter with threshold number in register loaded previously to generate PWM duty cycle.

The clock signal from clock divider is called PWM clock. Dead-Zone generator utilize PWM clock as clock source. Once Dead-Zone generator is enabled, output of two PWM timer in one group is blocked. Two output pin are all used as Dead-Zone generator output signal to control off-chip power device.

To prevent PWM driving output pin with unsteady waveform, 16-bit counter and 16-bit comparator are implemented with double buffering feature. User can feel free to write data to counter buffer register and comparator buffer register without generating glitch.

When 16-bit down counter reaches zero, the interrupt request is generated to inform CPU that time is up. When counter reaches zero, if counter is set as toggle mode, it is reloaded automatically and start to generate next cycle. User can set counter as one-shot mode instead of toggle mode. If counter is set as one-shot mode, counter will stop and generate one interrupt request when it reaches zero.

The value of comparator is used for pulse width modulation. The counter control logic changes the output level when down-counter value matches the value of compare register.

The PWM timer features are shown as below:

- Two 8-bit prescalers and two clock dividers
- Four clock selectors
- Four 16-bit counters and four 16-bit comparators
- Two Dead-Zone generator

- 357 -

#### 6.16.1 PWM Double Buffering and Reload Automatically


NUC745 PWM Timers have a double buffering function, enabling the reload value changed for next timer operation without stopping current timer operation. Although new timer value is set, current timer operation still operate successfully.

The counter value can be written into PWM\_CNR0, PWM\_CNR1, PWM\_CNR2, PWM\_CNR3 and current counter value can be read from PWM\_PDR0, PWM\_PDR1, PWM\_PDR2, PWM\_PDR3.

The auto-reload operation copies from PWM\_CNR0, PWM\_CNR1, PWM\_CNR2, PWM\_CNR3 to down-counter when down-counter reaches zero. If PWM\_CNR0~3 are set as zero, counter will be halt when counter count to zero. If auto-reload bit is set as zero, counter will be stopped immediately.

#### 6.16.2 Modulate Duty Ratio


The double buffering function allows CMR written at any point in current cycle. The loaded value will take effect from next cycle.



- 358 -

### 6.16.3 Dead Zone Generator

NUC745 PWM is implemented with Dead Zone generator. They are built for power device protection. This function enables generation of a programmable time gap at the rising of PWM output waveform. User can program PWM\_PPR [31:24] and PWM\_PPR [23:16] to determine the Dead Zone interval.



#### 6.16.4 PWM Timer Start Procedure

- 1. Setup clock selector (PWM\_CSR)
- 2. Setup prescaler & dead zone interval (PWM\_PPR)
- 3. Setup inverter on/off, dead zone generator on/off, toggle mode /one-shot mode, and PWM timer off. (PWM\_PCR)
- 4. Setup comparator register (PWM\_CMR)
- 5. Setup counter register (PWM\_CNR)
- 6. Setup interrupt enable register (PWM\_PIER)
- 7. Enable PWM timer (PWM\_PCR)

### 6.16.5 PWM Timer Stop Procedure

**Method 1 :** Set 16-bit down counter(PWM\_CNR) as 0, and monitor PWM\_PDR. When PWM\_PDR reaches to 0, disable PWM timer (PWM\_PCR). (Recommended)

**Method 2**: Set 16-bit down counter(PWM\_CNR) as 0. When interrupt request happen, disable PWM timer (PWM\_PCR). (Recommended)

Method 3 : Disable PWM timer directly (PWM\_PCR). (Not recommended)

- 359 -

#### 6.16.6 PWM Register Map

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PWM_PPR	0xFFF8_7000	R/W	PWM Prescaler Register	0x0000_0000
PWM_CSR	0xFFF8_7004	R/W	PWM Clock Select Register	0x0000_0000
PWM_PCR	0xFFF8_7008	R/W	PWM Control Register	0x0000_0000
PWM_CNR0	0xFFF8_700C	R/W	PWM Counter Register 0	0x0000_0000
PWM_CMR0	0xFFF8_7010	R/W	PWM Comparator Register 0	0x0000_0000
PWM_PDR0	0xFFF8_7014	R	PWM Data Register 0	0x0000_0000
PWM_CNR1	0xFFF8_7018	R/W	PWM Counter Register 1	0x0000_0000
PWM_CMR1	0xFFF8_701C	R/W	PWM Comparator Register 1	0x0000_0000
PWM_PDR1	0xFFF8_7020	R	PWM Data Register 1	0x0000_0000
PWM_CNR2	0xFFF8_7024	R/W	PWM Counter Register 2	0x0000_0000
PWM_CMR2	0xFFF8_7028	R/W	PWM Comparator Register 2	0x0000_0000
PWM_PDR2	0xFFF8_702C	R	PWM Data Register 2	0x0000_0000
PWM_CNR3	0xFFF8_7030	R/W	PWM Counter Register 3	0x0000_0000
PWM_CMR3	0xFFF8_7034	R/W	PWM Comparator Register 3	0x0000_0000
PWM_PDR3	0xFFF8_7038	R	PWM Data Register 3	0x0000_0000
PWM_PIER	0xFFF8_703C	R/W	PWM Interrupt Enable Register	0x0000_0000
PWM_PIIR	0xFFF8_7040	R/C	PWM Interrupt Indication Register	0x0000_0000

Publication Release Date: November 23, 2013 Revision A3

**PWM Prescaler Register (PWM\_PPR)** 

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PWM_PPR	0xFFF8_7000	R/W	PWM Prescaler Register	0x0000_0000
			ALL T LON	

31	30	29	28	27	26	25	24
			DZ	ZI1	Var C	25	
23	22	21	20	19	18	17	16
			DZ	210			
15	14	13	12	11	10	9	8
			CI	P1			
7	6	5	4	3	2	1	0
			CI	P0			

	BITS		DESCRIPTIONS
	[31:24]	DZI1	<b>DZI1:</b> Dead zone interval register 1, these 8-bit determine dead zone length.
			The 1 unit time of dead zone length is received from clock selector 2.
	[23:16]	DZI0	<b>DZI0:</b> Dead zone interval register 0, these 8-bit determine dead zone length.
			The 1 unit time of dead zone length is received from clock selector 0.
			CP1 : Clock prescaler 1 for PWM Timer channel 2 & 3
-Ste	[15:8]	CP1	Clock input is divided by (CP1 + 1) before it is fed to the counter. 2 & 3
27			If CP1=0, then the prescaler 1 output clock will be stopped.
22			CP0 : Clock prescaler 0 for PWM Timer channel 0 & 1
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	[7:0]	CP0	Clock input is divided by (CP0 + 1) before it is fed to the counter. 0 & 1
X	2.19		If CP0=0, then the prescaler 0 output clock will be stopped.
			Publication Release Date: November 23, 2013 - 361 - Revision A3

#### Publication Release Date: November 23, 2013 **Revision A3**

### **PWM Clock Select Register (PWM\_CSR)**

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PWM_CSR	0xFFF8_7004	R/W	PWM Clock Select Register	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	82.5	24	
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
Reserved		CSR3		Reserved		CSR2	
7	6	5	4	3	2	1	0
Reserved		CSR1		Reserved		CSR0	
				•			Rot

BITS		DESCRIPTIONS
[14:12]	CSR3	Select clock input for channel 3
[10:8]	CSR2	Select clock input for channel 2.
[6:4]	CSR1	Select clock input for channel 1
[2:0]	CSR0	Select clock input for channel 0

	CSR3	INPUT CLOCK DIVIDED BY
10	000	2
100	001	4
and	010	8
	011	16
S)	100	1
		Publication Release Date: November 23, 2013 - 362 - Revision A3

### PWM Control Register (PWM\_PCR)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PWM_PCR	0xFFF8_7008	R/W	PWM Control Register	0x0000_0000

					and the second sec		
31	30	29	28	27	26	25	24
			Rese	erved	Va.S	25	
23	22	21	20	19	18	17	16
	Rese	erved		PCR19	PCR18	PCR17	PCR16
15	14	13	12	11	10	9	8
PCR15	PCR14	PCR13	PCR12	PCR11	PCR10	PCR09	PCR08
7	6	5	4	3	2	1	0
PCR07	PCR06	PCR05	PCR04	PCR03	PCR02	PCR01	PCR00

BITS		DESCRIPTIONS
[19]	PCR 19	Channel 3 toggle/one shot mode 1 = toggle mode 0 = one shot mode
[18]	PCR 18	Channel 3 Inverter on/off 1 = inverter on 0 = inverter off
[17]	PCR 17	Reserved
[16]	PCR 16	Channel 3 enable/disable 1 = enable 0 = disable
[15]	PCR 15	Channel 2 toggle/one shot mode 1 = toggle mode 0 = one shot mode
[14]	PCR 14	Channel 2 Inverter on/off 1 = inverter on 0 = inverter off
[13]	PCR 13	Reserved

Continued

	BITS		DESCRIPTIONS
	[12]	PCR 12	Channel 2 enable/disable 1 = enable 0 = disable
	[11]	PCR 11	Channel 1 toggle/one shot mode 1 = toggle mode 0 = one shot mode
	[10]	PCR 10	Channel 1 Inverter on/off 1 = inverter on 0 = inverter off
	[09]	PCR 09	Reserved
	[08]	PCR 08	Channel 1 enable/disable 1 = enable 0 = disable
	[07]	PCR 07	Reserved
	[06]	PCR 06	Reserved
	[05]	PCR 05	Dead-Zone generator 1 enable/disable1 = enable dead-zone generator0 = disable dead-zone generator
	[04]	PCR 04	Dead-Zone generator 0 enable/disable1 = enable dead-zone generator0 = disable dead-zone generator
	[03]	PCR 03	Channel 0 toggle/one shot mode 1 = toggle mode 0 = one shot mode
2	[02]	PCR 02	Channel 0 Inverter on/off 1 = inverter on 0 = inverter off
	[01]	PCR 01	Reserved
	[00]	PCR 00	Channel 0 enable/disable 1 = enable 0 = disable

### PWM Counter Register 0/1/2/3 (PWM\_CNR0/1/2/3)

REGISTER ADDRESS R/V		R/W	DESCRIPTION	RESET VALUE
PWM_CNR0	0xFFF8_700C	R/W	PWM Counter Register 0	0x0000_0000
PWM_CNR1	0xFFF8_7018	R/W	PWM Counter Register 1	0x0000_0000
PWM_CNR2	0xFFF8_7024	R/W	PWM Counter Register 2	0x0000_0000
PWM_CNR3	0xFFF8_7030	R/W	PWM Counter Register 3	0x0000_0000

					1 1 1 1 1		
31	30	29	28	27	26	25	24
			Rese	erved		N V	h
23	22	21	20	19	18	17	16
		•	Rese	erved		•	
15	14	13	12	11	10	9	8
			CNRx	[15:8]			
7	6	5	4	3	2	1	0
			CNR	x[7:0]			•

	BITS		DESCRIPTIONS
	[31:16]	Reserved	-
An a	[15:0]	CNRx	<ul> <li>CNR: PWM counter/timer buffer. Inserted data range: 65535~0. Unit: 1 PWM clock cycle</li> <li>Note 1: One PWM counter countdown interval = CNR + 1.If CNR is loaded as zero, PWM counter will be stopped.</li> <li>Note 2: Programmer can feel free to write data to CNR at any time, and it will be reloaded when PWM counter reaches zero.</li> </ul>

### PWM Comparator Register 0/1/2/3 (PWM\_CMR0/1/2/3)

REGISTER ADDRESS		R/W	DESCRIPTION	RESET VALUE
PWM_CMR0	0xFFF8_7010	R/W	PWM Comparator Register 0	0x0000_0000
PWM_CMR1	0xFFF8_701C	R/W	PWM Comparator Register 1	0x0000_0000
PWM_CMR2	0xFFF8_7028	R/W	PWM Comparator Register 2	0x0000_0000
PWM_CMR3	0xFFF8_7034	R/W	PWM Comparator Register 3	0x0000_0000

31	30	29	28	27	26	25	24
			Rese	erved			h
23	22	21	20	19	18	17	16
			Rese	erved			·
15	14	13	12	11	10	9	8
			CMRx	[15:8]		•	·
7	6	5	4	3	2	1	0
			CMR	x[7:0]			


BITS	DESCRIPTIONS							
[31:16]	Reserved	-						
 [15:0]	CMR: PWM comparator register         Inserted data range: 65535~0. CMR is used to determine PWM ou         duty ratio.         Note 1: PWM duty = CMR + 1.If CMR is loaded as zero, PWM duty         Note 2: Programmer can feel free to write data to CMR at any tand it will be reloaded when PWM counter reaches zero.							
		Publication Release Date: November 23, 2013 - 366 - Revision A3						

### PWM Data Register 0/1/2/3 (PWM\_PDR 0/1/2/3)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PWM_PDR0	0xFFF8_7014	R	PWM Data Register 0	0x0000_0000
PWM_PDR1	0xFFF8_7020	R	PWM Data Register 1	0x0000_0000
PWM_PDR2	0xFFF8_702C	R	PWM Data Register 2	0x0000_0000
PWM_PDR3	0xFFF8_7038	R	PWM Data Register 3	0x0000_0000

					1/22		
31	30	29	28	27	26	25	24
			Rese	erved	1	N V	h
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			PDRx	[15:8]			
7	6	5	4	3	2	1	0
	<u>.</u>		PDR	<[7:0]			•

BITS		DESCRIPTIONS					
[31:16]	Reserved	-					
[15:0]	PDRx	<b>PDR:</b> PWM Data register. User can monitor PDR to get current value in 16-bit down counter.					



	1		1	-					
REGISTER	ADDRE	ESS R/W	1	DESCRIPTION			RESET VALUE		
PWM_PIER	0xFFF8_	703C R/W	PWM Inter	rupt Enable R	egister	0x0	0x0000_0000		
				1633	S 42	r			
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
		•	Res	erved	•	•			
15	14	13	12	11	10	9	8		
			Res	erved					
7	6	5	4	3	2	1	0		
	Rese	erved		PIER3	PIER2	PIER1	PIER0		

### PWM Interrupt Enable Register (PWM\_PIER)

BITS		DESCRIPTIONS
[31:4]	Reserved	- 9
[3]	PIER3	Enable/Disable PWM counter channel 3 interrupt request 1 = enable 0 = disable
[2]	PIER2	Enable/Disable PWM counter channel 2 interrupt request 1 = enable 0 = disable
[1]	PIER1	Enable/Disable PWM counter channel 1 interrupt request 1 = enable 0 = disable
[0]	PIER0	Enable/Disable PWM counter channel 0 interrupt request 1 = enable 0 = disable

- 368 -

r				1					
REGISTER	ADDR	ADDRESS R			DESCRIPTION			RESET VALUE	
PWM_PIIR	0xFFF8_	7040	R/C	PWM I	nterrupt Indica	ation Register	· 0x	0000_0000	
					103				
31	30	29	)	28	27	26	25	24	
Reserved									
23	22	21		20	19	18	17	16	
				Rese	erved				
15	14	13	3	12	11	10	9	8	
				Rese	erved				
7	6	5		4	3	2	1	0	
	Reserved					PIIR2	PIIR1	PIIR0	

### PWM Interrupt Indication Register (PWM\_PIIR)

BITS		DESCRIPTIONS					
[3]	PIIR3	PWM counter channel 3 interrupt flag					
[2]	PIIR2	PWM counter channel 2 interrupt flag					
[1] PIIR1 PWM counter channel 1 interrupt flag							
[0]	PIIR0	PWM counter channel 0 interrupt flag					
Note: Use	Note: User can clear each interrupt flag by writing a zero to corresponding bit in PIIR						



### 6.17 Keypad Interface

NUC745 Keypad Interface (**KPI**) is an APB slave with 4-row scan output and 8-column scan input. KPI scans an array up to 16x8 with an external 4 to 16 decoder. It can also be programmed to scan 8x8 or 4x8 key array. If the 4x8 array is selected then external decoder is not necessary because the scan signals are dived by NUC745 itself. For minimum pin counts application, an auxiliary priority encoder (TTL 74148) can be used to encode 8 columns input to 3 binary code and one indicator flag. Total 8 pins are required to implement 16x8 key scan.

Any 1 or 2 keys in the array that pressed are debounced and encoded. The keypad controller scan key matrix from ROW0 COL  $0 \rightarrow 1 \rightarrow 2 \dots \rightarrow 7$ , ROW1 COL  $0 \rightarrow 1 \rightarrow 2 \dots \rightarrow 7$  till to ROW 16 (or ROW 8 or ROW 4) COL  $0 \rightarrow 0 \rightarrow 1 \dots \rightarrow 7$ . If more than 2 keys are pressed, only the keys or apparent keys in the array with the lowest address will be decoded.

KPI also supports 2-keys scan interrupt and specified 3-keys interrupt or chip reset. If the 3 pressed keys matches with the 3 keys defined in **KPI3KCONF**, it will generate an interrupt or chip reset to nWDOG reset output depend on the **ENRST** setting. The interrupt is generated whenever the scanner detects a key is pressed. The interrupt conditions are 1 key, 2 keys and 3keys.

NUC745 provides one keypad connecting interface. The interface is in Ethernet RMII PHY interface and I<sup>2</sup>C interface 2 SDA1, SCL1 (GPIO18-27). Software should set KPSEL bit to "0" in KPICONF register to select MAC PHY interface for connecting keypad matrix.

The keypad interface has the following features:

- maximum 16x8 array
- programmable debounce time
- low-power wakeup mode
- programmable three-key reset

- 370 -




Figure 6.17.1 NUC745 Keypad Interface

### 6.17.1 Keypad Interface Register Map

17									KE	951	r va
	pad C jister	Contro	ller C	Confi	gura	tion		0	x000	)0_(	0000
	pad C figura				S			0:	x000	)0_(	0000
	pad C figura				Powe	er		0	x000	)0_0	0000
Key	pad C	Contro	ller S	Statu	s Re	giste	er	0	x000	)0_0	0000
											Publication Release Date: Novem

### 6.17.2 Register Description

### Keypad Controller Configuration Register (KPI\_CONF)

REGISTER	ER ADDRESS I		DESCRIPTION	RESET VALUE
KPICONF	0xFFF8_8000	R/O	key pad configuration register	0x0000_0000

31	30	29	28	27	26	25	24						
	RESERVED												
23	22	21	20	19	18	17	16						
RESE	RVED	ENCODE	ODEN	KPSEL	ENKP	KS	IZE						
15	14	13	12	11	10	9	8						
			DBT	C		No.	No.						
7	6	5	4	3	2	1	0						
			PRESCA	LE			N.D.						

	BITS		DESCRIPTION
	[31:22]	RESERVED	-
			Enable Encode Function
	[21]	ENCODE	If an auxiliary 8 to 3 encoder is used to minimize keypad interface pin counts, user can connect encoder data to KPI_COL[2:0] and indicator flag (low active) to KPI_COL[3].
			1 = enable encoder function
1.04770.0			0 = default. (8 column inputs)
-Sec			Open Drain Enable
With	[20]	ODEN	If there are more than one key are pressed in the same column, then "short-circuit" will appear between active scan and inactive scan row. Software can set this bit HIGH to enable scan output KPI_ROW[3:0] pins work as "open-drain" to avoid the "short-circuit".
X	2.34		1 = Open drain
1	No. 3	100	0 = push-pull driver
	S.	12	Key pad select
	[19]	KPSEL	Software should set this bit to "0" to select MAC PHY interface for connecting keypad matrix.
		Sal-	0 = pin #53~55, #57~60, #62~65 #19 and #20 are used as keypad interface
		200	2×
			Publication Release Date: November 23, 2013 - 372 - Revision A3

Continued

BITS		DESCRIPTION
[18]	ENKP	<ul> <li>Key pad scan enable</li> <li>Setting this bit high enable the key scan function.</li> <li>1 = enable key pad scan</li> <li>0 = disable key pad scan</li> </ul>
[17:16]	KSIZE	Key array size           KSIZE         Key array size           2'b00         4x8, 3x8, 2x8, 1x8           2'b01         8x8, 7x8, 6x8, 5x8           2'b1x         16x8, 15x8, 14x8, 13x8, 12x8, 11x8, 10x8, 9x8
[15:8]	DBTC	<b>Debounce terminal count</b> Debounce counter counts the number of consecutive scans that decoded the same keys. When de-bounce counter counter is equal to terminal count it will generate a key scan interrupt.
[7:0]	PRESCALE	Row scan cycle pre-scale value This value is used to prescale row scan cycle. The prescale counter is clocked by 0.9375MHz clock. Key array scan time = 1.067us x PRESCALE x16 ROWS The following example is the scan time for PRESCALE = 0xFA Tscan_time = 1.067us x 250 x16 = 4.268ms If debounce terminal count = 0x05, key detection interrupt is fired in approximately 21.34ms. The array scan time can range from 17.07us to 1.118 sec.
		Publication Release Date: November 23, 2013 - 373 - Revision A3





Figure 6.17.2 Keypad Interface with row decoder and column encoder

### Keypad Controller 3-keys Configuration Register (KPI3KCONF)

REGISTER	AD	ADDRESS		DES	CRIPTION		RESET VALUE			
KPI3KCONF	0xFF	F8_8004	W/R	three-key co	nfiguration reg	gister	0x0	0x0000_0000		
31	30	29	28	27	26	2	5	24		
32-		RESE	ERVED			EN3	BKY	ENRST		
23	22	21	20	19	18	1	7	16		
RESERVED			K32R	K3			2C			
15	14	13	12	11	10	Ş	Ð	8		
RESERVED	20		K31R			K3	1C			
7	6	5	4	3	2	1	1	0		
RESERVED	1	6	K30R			K3	0C			



BITS				DESCRIPT	ION					
[31:26]	RESERVED	-		m	A.					
[25]	EN3KY		Enable three-keys detection Setting this bit enables hardware to detect 3 keys specified by software							
			<b>le three-key</b> g this bit ena		e reset when three-key is detected.					
[24]	ENRST		EN3KY	ENRST	Function					
[-1]			0	Х	three-key function is disable					
			1	0	generate three-key interrupt					
			1	1	hardware reset by three-key-reset					
[23]	RESERVED	-			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~					
[22:19]	K32R	The #	2 key row a 2 means the specified 3-l	row addres	s and the column address is the highest					
[18:16]	K32C	The #	2 key colun	nn address						
[15]	RESERVED	-								
[14:11]	K31R	The #	<b>1 key row a</b> 1 means the pecified 3-kye	e row addres	ss and the column address is the 2nd of					
[10:8]	K31C	The #	1 key colur	nn address						
[7]	RESERVED	-								
[6:3]	K30R	The #	<b>0 key row a</b> 0 means the specified 3-	e row addres	ss and the column address is the lowest					
[2:0]	K30C	The #	0 key colur	nn address						

Application Note: Due to hardware scan from {row[0], col[0]}, {row[0], col[1]}, ..., to {row[15], col[7]} the {K30R,K30C} should be filled the lowest address of the three-keys. For example, if {2,0} {4,6}, {1,3} keys are defined as three-keys. Software should set {K30R, K30C} = {1, 3}, {K31R, K31C} = {2, 0} and  $\{K32R, K32C\} = \{4, 6\}.$ The second with the second sec

- 375 -

REGISTE	R	ADD	RESS	R/W		DESCR	RESET VALU	JE		
KPILPCO	F	0xFFF	8_8008	W/R Low power configuration register			er	0x0000_000	)0	
						<ul> <li>A</li> </ul>	Sec. 1			
31	3	30	29	:	28	27	26	25	24	
					RESE	RVED	Con t	19		
23	2	22	21		20	19	18	17	16	
							× ()	54	WAKE	Ξ
15	1	4	13	12 11 10		13 12 11 10 9		8		
					LPW	CEN	2 B			
7		6	5		4	3	2	1	0	
		RESER	RVED				LP	WR	YO, Y	G

### KeyPad Interface Low Power Mode Configuration Register (KPILPCONF)

	BITS		DESCRIPTION				
	[31:17]	RESERVED	- 0				
			Lower power wakeup enable				
	[16]	WAKE	Setting this bit enables low power wakeup				
	[10]	WARE	1 = wakeup enable				
			0 = not enable				
			Low power wakeup column enable				
	[15:8]	LPWCEN	Specify columns for low power wakeup. For example, if user wants to use keys in row N and column 0, 2, 5 to wake up NUC745, then the LPWCEN should be fill 8'b00100101.				
and	[7:4]	RESERVED	-				
			Low power wakeup row address				
	[3:0]	LPWR	Define the row address keys used to wakeup. For 16x8 or 8x8 (with 4:16 or 3:8 decoder) keypad key configuration, LPWR means "Hex" code but for 4x8 (without decoder), LPWR means "binary" code. For example, if user wants to use all keys on row 3 of 16x8 keypad to wakeup NUC745, then 0x3 should be fill into this register but for 4x8 keypad it should be filled as 4'b1000.				
	Q	N AN					

23

15

RESERVED

7

RESERVED

RESERVED

22

14

6

REGISTER	A	DDRESS	R/W	DESCR	IPTION	RESE	T VALUE			
KPISTATUS         0xFFF8_800C         R/O         key pad status register         0x00					00_000					
				S.	Sec.					
31         30         29         28         27         26         25         24										
RESERVED										

19

PDWAKE

11

3

18

**3KEY** 

10

2

17

2KEY

9

KEY1C

1

**KEY0C** 

16

**1KEY** 

8

0

20

3 K R S T

12

4

KEY1R

**KEY0R** 

### Key Pad Interface Status Register (KPISTATUS)

21

INT

13

5

	BITS		DESCRIPTION
	[31:22]	RESERVED	-
			Key interrupt
	[21]	INT	This bit indicates the key scan interrupt is active and that one or two keys have changed status. The interrupt also occur when the three specified keys are detected if ENRST bit in KPI3KFCON is cleared.
			It will be cleared by hardware automatically when software read KPISTATUS register.
			3-Keys reset flag
	[20]	3KRST	This bit is a record flag for software reference, it will be set after 3-keys reset occur.
			1 = 3 keys reset
			0 = not reset.
	N. 32.		This bit is cleared while it is read.
	2.34		Power Down Wakeup flag
	[19]	PDWAKE	This flag indicates the chip is wakeup from power down by keypad
	[19]	FDWARE	1 =wakeup up by keypad
	- W		0 = not wakeup
	5	b Co.	Specified three-key is detected.
	[18]	ЗКЕҮ	This flag indicates specified-three-keys was detected. Software can read this bit to know the keypad interrupt is 3 key or not.

- 377 -


Continued

		DESCRIPTION				
		Double-key press				
[17]	2KEY	This bit indicates that 2 keys have been detected. Software can read {KEY1R, KEY1C} and {KEY0R, KEY0C} to know which two keys are pressed.				
		Single-key press				
[16]	1KEY	This bit indicates that 1 key has been detected. Software can read {KEY0R, KEY0C} to know which key is pressed.				
[15]	RESERVED	-				
		KEY1 row address				
[14:11]	KEY1R	This value indicates key1 row address. The keypad controller scan keypad matrix from row 0, column $0 \rightarrow 1 \rightarrow 2 \dots \rightarrow 7$ and then row1 column $0 \rightarrow 1 \rightarrow 2 \rightarrow 7$ so the lowest key address will be stored in {KEY0R, KEY0C}. This register stores the 2 <sup>nd</sup> address, if more than one key is pressed.				
[10:8]	KEV10	KEY1 column address				
[10.0]	KEY1C	This value indicates key1 column address				
[7]	RESERVED	-				
		KEY1 row address				
[6:3]	KEYOR	This value indicates key0 row address. This value indicates key0 row address. This value indicates key1 row address. The keypad controller scan keypad matrix from row 0, column $0 \rightarrow 1 \rightarrow 2 \dots \rightarrow 7$ and then row1 col $0 \rightarrow 1 \rightarrow 2 \rightarrow \dots \rightarrow 7$ still to row16 (or 8, or 4) column $0 \rightarrow 1 \rightarrow 2 \dots \rightarrow 7$ so the lowest key address will be stored in {KEY0R, KEY0C}.				
[0,0]		KEY1 column address				
[2:0]	KEY0C	This value indicates key0 row address.				
	<u> </u>					
	200					


### 6.18 PS2 Host Interface Controller

NUC745 PS2 host controller interface is an APB slave consisted of PS2 protocol. It is used to connect to your IBM keyboard or other device through PS2 interface. For example, the IBM keyboard will sends scan codes to the host controller, and the scan codes will tell your Keyboard Bios what keys you have pressed or released. Besides Scan codes, commands can also be sent to the keyboard from host. The most common commands would be the setting/resetting of the status indicators (i.e. the Num lock, Caps Lock & Scroll Lock LEDs).

The PS2 interface implements a bi-directional protocol. The keyboard can send data to the Host and the Host can send data to the Keyboard using two PS2 Clock and PS2 Data lines. Both the PS2 Clock and Data lines are Open Collector bi-directional I/O lines. The Host has the ultimate priority over direction. The keyboard is free to send data to the host when both the PS2 Data and PS2 Clock lines are high (Idle). If the host takes the PS2 Clock line low, the keyboard will buffer any data until the PS2 Clock is released, ie goes high. The transmission of data in the forward direction, ie Keyboard to Host is done with a frame of 11 bits. The first bit is a Start Bit (Logic 0) followed by 8 data bits (LSB First), one Parity Bit (Odd Parity) and a Stop Bit (Logic 1). Each bit should be read on the falling edge of the clock. The Keyboard will generate the clock. The frequency of the clock signal typically ranges from 20 to 30 KHz.



The Host to Keyboard Protocol is initiated by taking the PS2 data line low. It is common to take the PS2 Clock line low for more than 60us and then the KBD data line is taken low, while the KBD clock line is released. After that, the keyboard will start generating a clock signal on its PS2 clock line. After the first falling edge has been detected, host will load the first data bit on the PS2 Data line. This bit will be read into the keyboard on the next falling edge, after which host place the next bit of data. This process is repeated for the 8 data bits. It will follow an Odd Parity Bit after the data byte.



6.18.1	PS2 Host Controlle	er Interface	Register	Мар
--------	--------------------	--------------	----------	-----

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PS2CMD	0xFFF8_9000	R/W	PS2 Host Controller Command Register	0x0000_0000
PS2STS	0xFFF8_9004	R/W	PS2 Host Controller Status Register	0x0000_0000
PS2SCANCODE	0xFFF8_9008	RO	PS2 Host Controller RX Scan Code Register	0x0000_0000
PS2ASCII	0xFFF8_900C	RO	PS2 Host Controller RX ASCII Code Register	0x0000_0000



- 380 -

### 6.18.2 Register Description

### PS2 Host Controller Command Register (PS2\_CMD)

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PS2CMD	0xFFF8_9000	R/W	Command register	0x0000_0000

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
	RESERVED									
15	14	13	12	11	10	9	8			
		RESE	ERVED			TRAP_SHIFT	EnCMD			
7	6	5	4	3	2	1	0			
	PS2CMD									

	BITS		DESCRIPTIONS
	[31:10]	RESERVED	-
the second	[9]	TRAP_SHIFT	Trap Shift Key Output to Scan Code Register If the shift key scan code (0x12 0r 0x59) is received by host, software can indicate host whether to update to scan code register or not. No ASCII or SCAN codes will be reported for the shift keys if this bit is set. In this condition, host will only report the shift keys at the RX_shift_key bit of Status register and no interrupt will occur for the shift keys. This is useful for those who wish to use the ASCII data stream and don't want to "manually" filter out the shift key codes. This bit is clear by default.
	[8]	EnCMD	Enable write PS2 Host Controller Commands This bit enables the write function of Host controller comr device. Set this bit will start the write process of PS2CMD com hardware will automatically clear this bit while write pro finished.
	[7:0]	PS2CMD	PS2 Host Controller Commands This command filed is sent by the Host to the Keyboard. Tl common command would be the setting/resetting of the Indicators (i.e. the Num lock, Caps Lock & Scroll Lock LEDs).

- 381 -

						100 C			
REGISTER ADDRI		ESS	R/W		DESCRIPTION		RESET VALUE		
PS2STS		0xFFF8	_9004	R/W	Status	s register			0x0000_0000
						~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Sec.		
31		30	29		28	27	26	25	24
' ''					RESEF	RVED	Non ?	18	·
23		22	21	20		19	18	17	16
					RESEF	RVED	-Q	25 4	0
15		14	13		12	11	10	9	8
					RESEF	RVED		10	200
7 6 5			4	3	2	1	0		
RESERVED TX_er			r T)	(_IRQ		RESERVED		RX_IRQ	
	CAN CONTRACTOR								

### PS2 Host Controller Status Register (PS2\_STS)

BITS	DESCRIPTIONS					
[31:6]	RESERVED	-				
[5]	TX_err	This Transmit Error Status bit indicates software that device doesn't response ACK after Host wrote a command to it. This bit is valid when TX_IRQ is asserted. It will automatically reset after software starts next command writing process.				
[4]	TX_IRQ	This bit is read only. This Transmit Complete Interrupt bit indicates software that the process of Host controller writing command to device finished. Software needs to write one to this bit to clear th interrupt.				
[3:1]		Reserved				
[0]	RX_IRQ	This Receive Interrupt bit indicates software that Host controller receives one byte data from device. This data is stored at PS2_SCANCODE register. Software needs to write one to this bit to clear this interrupt after reading receiving data in RX_SCAN_CODE register. Note that the reception of the Extend (0xE0) and Release (0xF0) scan code will not cause an interrupt by host. The case of the shift key codes will be determined by the TRAP_SHIFT bit of PS2_CMD register.				
		Publication Release Date: November 23, 2013 - 382 - Revision A3				

REGISTER	REGISTER ADDRESS		DESCRIPTION	RESET VALUE	
PS2SCANCODE	0xFFFF_9008	R/W	PS2 Host RX Scan Code Register	0x0000_0000	

31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
			RESE	RVED	0	200				
15	14	13	12	11	10	9	8			
	R		RX_shift_key	RX_release	RX_extend					
7	6	5	4	3	2	1	0			
RX_SCAN_CODE										

	BITS		DESCRIPTIONS
	[31:11]	RESERVED	. 0
	[10]	RX_shift_key	This Receive Shift Key bit indicates that left or right shift key on the keyboard is hold. This bit is read only and will clear by host when the release shift key codes are received.
	[9]	RX_release	Receive Released Byte When one key has been released, the keyboard will send F0 (hex) to inform Host controller. This bit indicates software that Host controller receives release byte (F0). This bit is read only and will update when host has received next data byte.
No contraction	[8]	RX_extend	Receive Extend Byte A handful of the keys on keyboard are extended keys and thus require two more scan code. These keys are preceded by an E0 (hex). This bit indicates software that Host controller receives extended byte (E0). This bit is read only and will update when host has received next data byte.
	[7:0]	RX_SCAN_CODE	PS2 Host Controller Received Data Field This field stores the original data content transmitted from device. This filed is valid when RX_IRQ is asserted. Note that host will not report "Extend" or "Release" scan code to this field and not generate interrupt if they are received by host, i.e. 0xE0 and 0xF0. The case of the shift key codes will be determined by the TRAP_SHIFT bit of PS2_CMD register.
			Publication Release Date: November 23, 2013 - 383 - Revision A3

REGISTER	ADDRES	S R/V	N	DESCRIPTION		R	ESET VALUE		
PS2ASCII	0xFFF8_90	0C R/V	V PS2 Hos	PS2 Host RX ASCII Code Regis		C	0000_0000		
31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
			RESE	RVED		S	×		
15	14	13	12	11	10	9	8		
			RESE	RVED	2	20	15		
7	6	5	4	3	2	1	0		
			RX_ASC	II_CODE		4	92 12		

### PS2 Host Controller RX ASCII Code Register (PS2\_ASCII)

BITS	DESCRIPTIONS		
[31:8]	RESERVED	-	
[7:0]	RX_ASCII_CODE	PS2 Host Controller Received Data Filed This field stores the ASCII data content transmitted from device. Therefore, this part translates the scan code into an ASCII value. It will be read as 0x2E when there is no ASCII code mapped to the scan code stored in RX_SCAN_CODE register. This filed is valid when RX_IRQ is asserted.	



### 7. ELECTRICAL SPECIFICATIONS

### 7.1 Absolute Maximum Ratings

Ambient temperature	-40 °C ~ +85°C
Storage temperature	-40 °C ~ +125°C
Voltage on any pin	-0.5V ~ 6V
Power supply voltage (Core logic)	-0.5V ~ 1.92V
Power supply voltage (IO Buffer)	-0.5V ~ 3.6V
Injection current (latch-up testing)	100mA
Crystal Frequency	4MHz ~ 30MHz

### 7.2 DC Specifications

### 7.2.1 Digital DC Characteristics

(Normal test conditions: VDD33/USBVDD = 3.3V+/- 0.3V, VDD18/DVDD18/AVDD18 = 1.8V+/- 0.18V

TA = -40 °C ~	+85 °C	unless otherwise specified)	
---------------	--------	-----------------------------	--

SYMBOL	PARAMETER	CONDITION	MIN.	MAX.	UNIT
VDD33/ USBVDD	Power Supply		3.00	3.60	V
VDD18/ DVDD18/ AVDD18	Power Supply		1.62	1.98	V
VIL	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2.0	5.5	V
VT+	Schmitt Trigger positive-going threshold		1.47	1.5	V
VT-	Schmitt trigger negative-going threshold		0.89	0.95	V
V <sub>OL</sub>	Output Low Voltage	Depend on driving	-	0.4	V
VOH	Output High Voltage	Depend on driving	2.4	-	V

- 385 -

Continued.

SYMBOL	PARAMETER	CONDITION	MIN.	MAX.	UNIT
ICC2	3.3V Supply Current	FCPU = 80MHz	40 <sup>(1)</sup>		mA
ICCRTC	RTC 1.8V Supply Current	FRTC = 32.768KHZ	-	7	uA
IPD1	1.8V Supply Current, Power down mode	Kox 2	11 <sup>(2)</sup>	-	uA
IPD2	3.3V Supply Current, Power down mode	All IOs are connected to 3.3V or 0V	1 <sup>(3)</sup>	-	uA
Iн	Input High Current	V <sub>IN</sub> = 2.4 V	-1	1	μA
۱ <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = 0.4 V	5-1	2	μA
I <sub>IHP</sub>	Input High Current (pull-up)	V <sub>IN</sub> = 2.4 V	-15	-10	μA
I <sub>ILP</sub>	Input Low Current (pull-up)	V <sub>IN</sub> = 0.4 V	-55	-25	μA
IIHD	Input High Current (pull-down)	V <sub>IN</sub> = 2.4 V	25	60	μA
I <sub>ILD</sub>	Input Low Current (pull-down)	V <sub>IN</sub> = 0.4 V	5	10	μA

NOTE:

1. The operation current is measured in room temperature and run SDRAM read/write test program only.

- 386 -

All IPs' clocks are enabled.

2. Both USB transceivers are disabled and D15-D8 for power-on setting are connected to 3.3V

	PARAMETER	MIN.	TYP.	MAX.
V <sub>IL</sub>	Input Low Voltage	-0.3V		0.8V
V <sub>IH</sub>	Input High Voltage	2V		5.5V
VT	Threshold point	1.46V	1.59V	1.75V
V <sub>T+</sub>	Schmitt trig low to high threshold point	1.47V	1.50V	1.50V
V <sub>T</sub> .	Schmitt trig, high to low threshold point	0.90V	0.94V	0.96V
I,	Input leakage current @V <sub>I</sub> = 3.3V or 0V		~Qa	+/- 10uA
l <sub>oz</sub>	Tri-state output leakage current @Vo =3.3V or 0V		N.	+/- 10UA
R <sub>PU</sub>	Pull-up resister	44ΚΩ	66KΩ	110KΩ
R <sub>PD</sub>	Pull-down resister	25ΚΩ	50KΩ	110KΩ
V <sub>ol</sub>	Output low voltage @ <sub>IOL</sub> (min)			0.4V
V <sub>он</sub>	Output high voltage @I <sub>OH</sub> (min)	2.4V		
	Low level output current @V <sub>OL</sub> = 0.4V 4mA	4.9mA	7.4mA	9.8mA
I <sub>OL</sub>	Low level output current @V <sub>OL</sub> = 0.4V 8mA	9.7mA	14.9mA	19.5mA
	Low level output current $@V_{OL} = 0.4V 12mA$	14.6mA	22.3mA	29.3mA
	High level output current @V <sub>OH</sub> = 2.4V 4mA	6.3mA	12.8mA	21.2mA
I <sub>он</sub>	High level output current @V <sub>OH</sub> = 2.4V 8mA	12.7mA	25.6mA	42.4mA
	High level output current @V <sub>OH</sub> = 2.4V 12mA	19.0mA	38.4mA	63.6mA

#### Table 7.2.1 TSMC IO DC Characteristics

NOTE: The values in this table are copied from TSMC 1P5M IO library tpz937g\_240b silicon report. This table is just for reference. More precision DC vaule should refer to Alpha-Test result.


- 387 -

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DI</sub>	Differential Input Sensitivity	DP – DM	0.2		V
V <sub>CM</sub>	Differential Common Mode Range	Includes V <sub>DI</sub> range	0.8	2.5	V
V <sub>SE</sub>	Single Ended Receiver Threshold	SC. The	0.8	2.0	V
V <sub>OL</sub>	Static Output Low Voltage	RL of 1.5 K $\Omega$ to 3.6 V		0.3	V
V <sub>OH</sub>	Static Output High Voltage	RL of 15 K $\Omega$ to VSS	2.8	3.6	V
V <sub>CRS</sub>	Output Signal Crossover Voltage	- Co	1.3	2.0	V
Z <sub>DRV</sub>	Driver Output Resistance	Steady state drive	28	43	Ω
C <sub>IN</sub>	Pin Capacitance	0	SA	20	pF


### 7.2.2 USB Transceiver DC Characteristics

### 7.3 AC Specifications

### 7.3.1 EBI/SDRAM Interface AC Characteristics



SYMBOL	PARAMETER	MIN.	MAX.	UNIT
T <sub>DSU</sub>	D [31:0] Setup Time	2		ns
T <sub>DH</sub>	D [31:0] Hold Time	2		ns
T <sub>DO</sub>	D [31:0], A [24:0], nSCS [1:0], SDQM [3:0], CKE, nSWE, nSRAS, nSCAS	2	7	ns




### 7.3.2 EBI/(ROM/SRAM/External I/O) AC Characteristics

	SYMBOL	DESCRIPTION	MIN	MAX	UNIT
	T <sub>ADDO</sub>	Address Output Delay Time	2	7	ns
n	T <sub>NCSO</sub>	ROM/SRAM/Flash or External I/O Chip Select Delay Time	2	7	ns
	T <sub>NOEO</sub>	ROM/SRAM or External I/O Bank Output Enable Delay	2	7	ns
	Т <sub>NWBO</sub>	ROM/SRAM or External I/O Bank Write Byte Enable Delay	2	7	ns
	T <sub>DH</sub>	Read Data Hold Time	0		ns
	T <sub>DSU</sub>	Read Data Setup Time	7		ns
	T <sub>DO</sub>	Write Data Output Delay Time (SRAM or External I/O)	2	7	ns
	T <sub>NWASU</sub>	External Wait Setup Time	3		ns
	T <sub>NWAH</sub>	External Wait Hold Time	1		ns



- 389 -

### 7.3.3 USB Transceiver AC Characteristics




### Data Signal Rise and Fall Time

#### **USB Transceiver AC Characteristics**

SYMBOL	DESCRIPTION	CONDITIONS	MIN	MAX	UNIT
T <sub>R</sub>	Rise Time	CL = 50 pF	4	20	ns
T <sub>F</sub>	Fall Time	CL = 50 pF	4	20	ns
T <sub>RFM</sub>	Rise/Fall Time Matching		90	110	%
T <sub>DRATE</sub>	Full Speed Data Rate	Average bit rate (12 Mb/s ± 0.25%)	11.97	12.03	Mbps

### 7.3.4 EMC RMII AC Characteristics


The signal timing characteristics conforms to the guidelines specified in IEEE Std. 802.3.



- 390 -


Publication Release Date: November 23, 2013 Revision A3

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
Tfreq	RMII reference clock frequency	8	50		MHz
Τρυτγ	RMII clock duty	35%	50%	65%	ns
Ттхо	Transmit data output delay	5	-	15	ns
Ттхн	Transmit data hold time	2	5	-	ns
Trxs	Receive data setup time	4	10	-	ns
Ткхн	Receive data hold time	2	50	25	ns




SYMBOL	DESCRIPTION	I	MIN	MAX	UNIT
T <sub>MDO</sub>	MDIO Output Delay Time		0	15	ns
T <sub>MDSU</sub>	MDIO Setup Time		5		ns
T <sub>MDH</sub>	MDIO Hold Time		5		ns
		Publi - 391 -	cation Release	Date: Nove	mber 23, 2013 Revision A3

### 7.3.5 AC97/I2S Interface AC Characteristics





SYMBOLS	DESCRIPTION	MIN	TYP.	MAX	UNIT
T <sub>CLK_PERIOD</sub>	AC97 Bit Clock Frequency		12.288		MHz
T <sub>od</sub>	AC97_DATAO and AC97_SYNC output delay from AC97_BCLK rising edge			30	ns
Т <sub>он</sub>	AC97_DATAO and AC97_SYNC output hold time from AC97_BCLK rising edge	5			ns
T <sub>ISU</sub>	AC97_DATAI input setup time to AC97_BCLK falling edge	10			ns
TIHD	AC97_DATAI input hold time from AC97_BCLK falling edge	5			ns
TIHD		5			ns
	Publ - 392 -	ublication Release Date: November 23, 2013 Revision A3			



SYMBOLS	DESCRIPTION	MIN	MAX	UNIT
T <sub>BCLK_PERIOD</sub>	IIS Bit Clock Frequency		pend on pec. and setting	MHz
T <sub>out_delay</sub>	IIS_DATAO and IIS_RLCLK output delay from IIS_BCLK falling edge		30	ns
Т <sub>рон</sub>	IIS_DATAO and IIS_RLCLK data output hold time from IIS_BCLK falling edge	0		ns
T <sub>DIS</sub>	IIS_DATAI input setup time to IIS_BCLK rising edge	10		ns
- 23 Mar				
		1		
TDH	IIS_DATAI input hold time from IIS_BCLK rising edge	100		ns

### 7.3.6 I<sup>2</sup>C Interface AC Characteristics






SYMBOL	DESCRIPTION	MIN	MAX	UNIT
T <sub>HIGH</sub>	I <sup>2</sup> C Clock high time	1	-	us
TLOW	I <sup>2</sup> C clock low time	1	-	us
T <sub>hd:STA</sub>	Start condition hold time	1	-	us
Ŧ	Receive data setup time	0.1	-	us
T <sub>SU:DAT</sub>	Transmit data output delay	-	0.5	us
-	Receive data hold time	1	-	us
T <sub>HD:DAT</sub>	Transmit data hold time	0	0.9	us
T <sub>SU:DAT2</sub>	SDA setup time (before STOP condition)	0.5	-	us
T <sub>SU:STO</sub>	Stop condition setup time	1	-	us
T <sub>SU:STA</sub>	Restart condition setup time	1.5	-	us
		Publication Release D	ate: Novemh	per 23. 2013


- 394 -

### 7.3.7 USI Interface AC Characteristics



SYMBOL	DESCRIPTION	MIN	MAX	UNIT
F <sub>USI</sub>	USI clock frequency	-	20	MHz
Т <sub>сікн</sub>	USI clock high time	12.5	-	ns
T <sub>CLKL</sub>	USI clock low time	N.	-	ns
T <sub>ISU</sub>	Data input setup time	S alla	14	ns
Т <sub>ін</sub>	Data input hold time	0	S -	ns
T <sub>lead</sub>	USI enable lead time	12.5	Con	ns
T <sub>lag</sub>	USI enable lag time	12.5	S.L	ns
T <sub>od</sub>	USI output data valid time	-	30	ns

- 396 -



#### 7.3.8 PS2 Interface AC Characteristics

SYMBOL	DESCRIPTION	MIN.	MAX.	UNIT
T1	Time from DATA transition to falling edge of CLK	5	25	us
T2	Time form rising edge of CLK to DATA transition	5	T4-5	us
Т3	Duration of CLK inactive	30	50	us
T4	Duration of clock active	30	50	us
Т5	Time to auxiliary device inhibit after clock 11 to ensure the auxiliary device does not start another transmission	0	50	us
T7GS	Duration of CLK inactive	30	50	us
Т8	Duration of CLK active	30	50	us
Т9	Time to fom inactive to active CLK transition, used to time when the auxiliary device samples DATA	30	50	us

- 397 -




### 8. ORDERING INFORMATION

PART NUMBER	NAME	PACKAGE DESCRIPTION
NUC745CD	LQFP128	128 Leads, body 14 x 14 x 1.4 mm
NUC745ADN	LQFP128	128 Leads, body 14 x 14 x 1.4 mm, Lead free package



- 398 -



- 399 -

### **10. APPENDIX A: NUC745 REGISTERS MAPPING TABLE**

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PDID	0xFFF0_0000	R	Product Identifier Register	0xX090.0710
ARBCON	0xFFF0_0004	R/W	Arbitration Control Register	0x0000_0000
PLLCON	0xFFF0_0008	R/W	PLL Control Register	0x0000_2F01
CLKSEL	0xFFF0_000C	R/W	Clock Select Register	0x1FFF_3FX8
PLLCON1	0xFFF0_0010	R/W	PLL Control Register 2	0x0001_0000
I <sup>2</sup> SCKCON	0xFFF0_0014	R/W	Audio I <sup>2</sup> S Clock Control Register	0x0000_0000
IRQWAKECON	0xFFF0_0020	R/W	IRQ Wakeup Control register	0x0000_0000
IRQWAKEFLAG	0xFFFF_0024	R/W	IRQ wakeup Flag Register	0x000_0000
PMCON	0xFFF0_0028	R/W	Power Manager Control Register	0x0000_0000
USBTxrCON	0xFFF0_0030	R/W	USB Transceiver Control Register	0x0000_0000

#### System Manager Control Registers Map

### **External Bus Interface Control Registers Map**

	REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE		
	EBICON	0xFFF0_1000	R/W	EBI control register	0x0001_0000		
	ROMCON	0xFFF0_1004	R/W	ROM/FLASH control register	0x0000_0XFC		
	SDCONF0	0xFFF0_1008	R/W	SDRAM bank 0 configuration register	0x0000_0800		
sla.	SDCONF1	0xFFF0_100C	R/W	SDRAM bank 1 configuration register	0x0000_0800		
No.	SDTIME0	0xFFF0_1010	R/W	SDRAM bank 0 timing control register	0x0000_0000		
min 1	SDTIME1	0xFFF0_1014	R/W	SDRAM bank 1 timing control register	0x0000_0000		
	EXT0CON	0xFFF0_1018	R/W	External I/O 0 control register	0x0000_0000		
X	EXT1CON	0xFFF0_101C	R/W	External I/O 1 control register	0x0000_0000		
1	EXT2CON	0xFFF0_1020	R/W	External I/O 2 control register	0x0000_0000		
	EXT3CON	0xFFF0_1024	R/W	External I/O 3 control register	0x0000_0000		
	CKSKEW	0xFFF0_1F00	R/W	Clock skew control register (for testing)	0xXXXX_0038		
	CKSKEW 0xFFF0_1F00 R/W Clock skew control register (for testing) 0xXXX_003 Publication Release Date: November 23, 20 - 400 - Revision A						

### **Cache Control Registers Map**

REGISTER	ADDRESS R/W		DESCRIPTION	RESET VALUE
CAHCNF	0xFFF0_2000	R/W	Cache configuration register	0x0000_0000
CAHCON	0xFFF0_2004	R/W	Cache control register	0x0000_0000
CAHADR	0xFFF0_2008	R/W	Cache address register	0x0000_0000

#### **EMC Registers Map**

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CAMCMR	0xFFF0_3000	R/W	CAM Command Register	0x0000_0000
CAMEN	0xFFF0_3004	R/W	CAM Enable Register	0x0000_0000
CAM0M	0xFFF0_3008	R/W	CAM0 Most Significant Word Register	0x0000_0000
CAM0L	0xFFF0_300C	R/W	CAM0 Least Significant Word Register	0x0000_0000
CAM1M	0xFFF0_3010	R/W	CAM1 Most Significant Word Register	0x0000_0000
CAM1L	0xFFF0_3014	R/W	CAM1 Least Significant Word Register	0x0000_0000
CAM2M	0xFFF0_3018	R/W	CAM2 Most Significant Word Register	0x0000_0000
CAM2L	0xFFF0_301C	R/W	CAM2 Least Significant Word Register	0x0000_0000
САМЗМ	0xFFF0_3020	R/W	CAM3 Most Significant Word Register	0x0000_0000
CAM3L	0xFFF0_3024	R/W	CAM3 Least Significant Word Register	0x0000_0000
CAM4M	0xFFF0_3028	R/W	CAM4 Most Significant Word Register	0x0000_0000
CAM4L	0xFFF0_302C	R/W	CAM4 Least Significant Word Register	0x0000_0000
CAM5M	0xFFF0_3030	R/W	CAM5 Most Significant Word Register	0x0000_0000
CAM5L	0xFFF0_3034	R/W	CAM5 Least Significant Word Register	0x0000_0000
CAM6M	0xFFF0_3038	R/W	CAM6 Most Significant Word Register	0x0000_0000
CAM6L	0xFFF0_303C	R/W	CAM6 Least Significant Word Register	0x0000_0000
CAM7M	0xFFF0_3040	R/W	CAM7 Most Significant Word Register	0x0000_0000
CAM7L	0xFFF0_3044	R/W	CAM7 Least Significant Word Register	0x0000_0000
CAM8M	0xFFF0_3048	R/W	CAM8 Most Significant Word Register	0x0000_0000
CAM8L	0xFFF0_304C	R/W	CAM8 Least Significant Word Register	0x0000_0000
CAM9M	0xFFF0_3050	R/W	CAM9 Most Significant Word Register	0x0000_0000
CAM9L	0xFFF0_3054	R/W	CAM9 Least Significant Word Register	0x0000_0000
CAM10M	0xFFF0_3058	R/W	CAM10 Most Significant Word Register	0x0000_0000
CAM10L	0xFFF0_305C	R/W	CAM10 Least Significant Word Register	0x0000_0000
CAM11M	0xFFF0_3060	R/W	CAM11 Most Significant Word Register	0x0000_0000
CAM11L	0xFFF0_3064	R/W	CAM11 Least Significant Word Register	0x0000_0000

- 401 -

EMC Registers Map, continued

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CAM12M	0xFFF0_3068	R/W	CAM12 Most Significant Word Register	0x0000_0000
CAM12L	0xFFF0_306C	R/W	CAM12 Least Significant Word Register	0x0000_0000
CAM13M	0xFFF0_3070	R/W	CAM13 Most Significant Word Register	0x0000_0000
CAM13L	0xFFF0_3074	R/W	CAM13 Least Significant Word Register	0x0000_0000
CAM14M	0xFFF0_3078	R/W	CAM14 Most Significant Word Register	0x0000_0000
CAM14L	0xFFF0_307C	R/W	CAM14 Least Significant Word Register	0x0000_0000
CAM15M	0xFFF0_3080	R/W	CAM15 Most Significant Word Register	0x0000_0000
CAM15L	0xFFF0_3084	R/W	CAM15 Least Significant Word Register	0x0000_0000
TXDLSA	0xFFF0_3088	R/W	Transmit Descriptor Link List Start Address Register	0xFFFF_FFF
RXDLSA	0xFFF0_308C	R/W	Receive Descriptor Link List Start Address Register	0xFFFF_FFF
MCMDR	0xFFF0_3090	R/W	MAC Command Register	0x0000_0000
MIID	0xFFF0_3094	R/W	MII Management Data Register	0x0000_0000
MIIDA	0xFFF0_3098	R/W	MII Management Control and Address Register	0x0090_0000
FFTCR	0xFFF0_309C	R/W	FIFO Threshold Control Register	0x0000_0101
TSDR	0xFFF0_30A0	W	Transmit Start Demand Register	Undefined
RSDR	0xFFF0_30A4	W	Receive Start Demand Register	Undefined
DMARFC	0xFFF0_30A8	R/W	Maximum Receive Frame Control Register	0x0000_0800
MIEN	0xFFF0_30AC	R/W	MAC Interrupt Enable Register	0x0000_0000
MISTA	0xFFF0_30B0	R/W	MAC Interrupt Status Register	0x0000_0000
MGSTA	0xFFF0_30B4	R/W	MAC General Status Register	0x0000_000
MPCNT	0xFFF0_30B8	R/W	Missed Packet Count Register	0x0000_7FF
MRPC	0xFFF0_30BC	R	MAC Receive Pause Count Register	0x0000_000
MRPCC	0xFFF0_30C0	R	MAC Receive Pause Current Count Register	0x0000_000
MREPC	0xFFF0_30C4	R	MAC Remote Pause Count Register	0x0000_0000
DMARFS	0xFFF0_30C8	R/W	DMA Receive Frame Status Register	0x0000_0000
CTXDSA	0xFFF0_30CC	R	Current Transmit Descriptor Start Address Register	0x0000_0000
CTXBSA	0xFFF0_30D0	R	Current Transmit Buffer Start Address Register	0x0000_000
CRXDSA	0xFFF0_30D4	R	Current Receive Descriptor Start Address Register	0x0000_000
CRXBSA	0xFFF0_30D8	R	Current Receive Buffer Start Address Register	0x0000_000



EMC Registers Map, continued

_				
REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
RXFSM	0xFFF0_3200	R	Receive Finite State Machine Register	0x0081_1101
TXFSM	0xFFF0_3204	R	Transmit Finite State Machine Register	0x0101_1101
FSM0	0xFFF0_3208	R	Finite State Machine Register 0	0x0001_0101
FSM1	0xFFF0_320C	R	Finite State Machine Register 1	0x1100_0100
DCR	0xFFF0_3210	R/W	Debug Configuration Register	0x0000_003F
DMMIR	0xFFF0_3214	R	Debug Mode MAC Information Register	0x0000_0000
BISTR	0xFFF0_3300	R/W	BIST Mode Register	0x0000_0000

### **GDMA Registers Map**

	REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
	GDMA_CTL0	0xFFF0_4000	R/W	Channel 0 Control Register	0x0000_0000
	GDMA_SRCB0	0xFFF0_4004	R/W	Channel 0 Source Base Address Register	0x0000_0000
	GDMA_DSTB0	0xFFF0_4008	R/W	Channel 0 Destination Base Address Register	0x0000_0000
	GDMA_TCNT0	0xFFF0_400C	R/W	Channel 0 Transfer Count Register	0x0000_0000
	GDMA_CSRC0	0xFFF0_4010	R	Channel 0 Current Source Address Register	0x0000_0000
	GDMA_CDST0	0xFFF0_4014	R	Channel 0 Current Destination Address Register	0x0000_0000
	GDMA_CTCNT0	0xFFF0_4018	R	Channel 0 Current Transfer Count Register	0x0000_0000
	GDMA_CTL1	0xFFF0_4020	R/W	Channel 1 Control Register	0x0000_0000
	GDMA_SRCB1	0xFFF0_4024	R/W	Channel 1 Source Base Address Register	0x0000_0000
	GDMA_DSTB1	0xFFF0_4028	R/W	Channel 1 Destination Base Address Register	0x0000_0000
2	GDMA_TCNT1	0xFFF0_402C	R/W	Channel 1 Transfer Count Register	0x0000_0000
	GDMA_CSRC1	0xFFF0_4030	R	Channel 1 Current Source Address Register	0x0000_0000
	GDMA_CDST1	0xFFF0_4034	R	Channel 1 Current Destination Address Register	0x0000_0000
	GDMA_CTCNT1	0xFFF0_4038	R	Channel 1 Current Transfer Count Register	0x0000_0000

- 403 -

### **USB Host Controller Registers Map**

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
OpenHCI Registers				
HcRevision	0xFFF0_5000	R	Host Controller Revision Register	0x0000_0010
HcControl	0xFFF0_5004	R/W	Host Controller Control Register	0x0000_0000
HcCommandStatus	0xFFF0_5008	R/W	Host Controller Command Status Register	0x0000_0000
HcInterruptStatus	0xFFF0_500C	R/W	Host Controller Interrupt Status Register	0x0000_0000
HcInterruptEnbale	0xFFF0_5010	R/W	Host Controller Interrupt Enable Register	0x0000_0000
HcInterruptDisbale	0xFFF0_5014	R/W	Host Controller Interrupt Disable Register	0x0000_0000
HcHCCA	0xFFF0_5018	R/W	Host Controller Communication Area Register	0x0000_0000
HcPeriodCurrentED	0xFFF0_501C	R/W	Host Controller Period Current ED Register	0x0000_0000
HcControlHeadED	0xFFF0_5020	R/W	Host Controller Control Head ED Register	0x0000_0000
HcControlCurrentED	0xFFF0_5024	R/W	Host Controller Control Current ED Register	0x0000_0000
HcBulkHeadEd	0xFFF0_5028	R/W	Host Controller Bulk Head ED Register	0x0000_0000
HcBulkCurrentED	0xFFF0_502C	R/W	Host Controller Bulk Current ED Register	0x0000_0000
HcDoneHeadED	0xFFF0_5030	R/W	Host Controller Done Head Register	0x0000_0000
HcFmInterval	0xFFF0_5034	R/W	Host Controller Frame Interval Register	0x0000_2EDF
HcFrameRemaining	0xFFF0_5038	R	Host Controller Frame Remaining Register	0x0000_0000
HcFmNumber	0xFFF0_503C	R	Host Controller Frame Number Register	0x0000_0000
HcPeriodicStart	0xFFF0_5040	R/W	Host Controller Periodic Start Register	0x0000_0000
HcLSThreshold	0xFFF0_5044	R/W	Host Controller Low Speed Threshold Register	0x0000_0628
HcRhDescriptorA	0xFFF0_5048	R/W	Host Controller Root Hub Descriptor A Register	0x0100_0002
HcRhDescriptorB	0xFFF0_504C	R/W	Host Controller Root Hub Descriptor B Register	0x0000_0000
HcRhStatus	0xFFF0_5050	R/W	Host Controller Root Hub Status Register	0x0000_0000
HcRhPortStatus [1]	0xFFF0_5054	R/W	Host Controller Root Hub Port Status [1]	0x0000_0000
HcRhPortStatus [2]	0xFFF0_5058	R/W	Host Controller Root Hub Port Status [2]	0x0000_0000
USB Configuration Re	egisters			
TestModeEnable	0xFFF0_5200	R/W	USB Test Mode Enable Register	0x0XXX_XXXX
OperationalModeEnable	0xFFF0_5204	R/W	USB Operational Mode Enable Register	0x0000_0000

### **USB Device Register Map**


REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
USB_CTL	0xFFF0_6000	R/W	USB control register	0x0000_000
VCMD	0xFFF0_6004	R/W	USB class or vendor command register	0x0000_000
USB_IE	0xFFF0_6008	R/W	USB interrupt enable register	0x0000_000
USB_IS	0xFFF0_600C	R	USB interrupt status register	0x0000_000
USB_IC	0xFFF0_6010	R/W	USB interrupt status clear register	0x0000_000
USB_IFSTR	0xFFF0_6014	R/W	USB interface and string register	0x0000_000
USB_ODATA0	0xFFF0_6018	R	USB control transfer-out port 0 register	0x0000_000
USB_ODATA1	0xFFF0_601C	R	USB control transfer-out port 1 register	0x0000_000
USB_ODATA2	0xFFF0_6020	R	USB control transfer-out port 2 register	0x0000_000
USB_ODATA3	0xFFF0_6024	R	USB control transfer-out port 3 register	0x0000_000
USB_IDATA0	0xFFF0_6028	R/W	USB transfer-in data port0 register	0x0000_000
USB_IDATA1	0xFFF0_602C	R/W	USB control transfer-in data port 1	0x0000_000
USB_IDATA2	0xFFF0_6030	R/W	USB control transfer-in data port 2	0x0000_000
USB_IDATA3	0xFFF0_6034	R/W	USB control transfer-in data port 3	0x0000_000
USB_SIE	0xFFF0_6038	R	USB SIE status Register	0x0000_000
USB_ENG	0xFFF0_603C	R/W	USB Engine Register	0x0000_000
USB_CTLS	0xFFF0_6040	R	USB control transfer status register	0x0000_000
USB_CONFD	0xFFF0_6044	R/W	USB Configured Value register	0x0000_000
EPA_INFO	0xFFF0_6048	R/W	USB endpoint A information register	0x0000_000
EPA_CTL	0xFFF0_604C	R/W	USB endpoint A control register	0x0000_000
EPA_IE	0xFFF0_6050	R/W	USB endpoint A Interrupt Enable register	0x0000_000
EPA_IC	0xFFF0_6054	W	USB endpoint A interrupt clear register	0x0000_000
EPA_IS	0xFFF0_6058	R	USB endpoint A interrupt status register	0x0000_000
EPA_ADDR	0xFFF0_605C	R/W	USB endpoint A address register	0x0000_000
EPA_LENTH	0xFFF0_6060	R/W	USB endpoint A transfer length register	0x0000_000
EPB_INFO	0xFFF0_6064	R/W	USB endpoint B information register	0x0000_000
EPB_CTL	0xFFF0_6068	R/W	USB endpoint B control register	0x0000_000
EPB_IE	0xFFF0_606C	R/W	USB endpoint B Interrupt Enable register	0x0000_000
EPB_IC	0xFFF0_6070	W	USB endpoint B interrupt clear register	0x0000_000
EPB_IS	0xFFF0_6074	R	USB endpoint B interrupt status register	0x0000_000
EPB_ADDR	0xFFF0_6078	R/W	USB endpoint B address register	0x0000_000

#### USB Device Register Map, continued

REGISTER	OFFSET	R/W	DESCRIPTION	RESET VALUE
EPB_LENTH	0xFFF0_607C	R/W	USB endpoint B transfer length register	0x0000_0000
EPC_INFO	0xFFF0_6080	R/W	USB endpoint C information register	0x0000_0000
EPC_CTL	0xFFF0_6084	R/W	USB endpoint C control register	0x0000_0000
EPC_IE	0xFFF0_6 088	R/W	USB endpoint C Interrupt Enable register	0x0000_0000
EPC_IC	0xFFF0_608C	W	USB endpoint C interrupt clear register	0x0000_0000
EPC_IS	0xFFF0_6090	R	USB endpoint C interrupt status register	0x0000_0000
EPC_ADDR	0xFFF0_6094	R/W	USB endpoint C address register	0x0000_0000
EPC_LENTH	0xFFF0_6098	R/W	USB endpoint C transfer length register	0x0000_0000
EPA_XFER	0xFFF0_609C	R/W	register	0x0000_0000
EPA_PKT	0xFFF0_60A0	R/W	USB endpoint A remain packet length register	
EPB_XFER	0xFFF0_60A4	R/W	USB endpoint B remain transfer length register	1000
EPB_PKT	0xFFF0_60A8	R/W	USB endpoint B remain packet length register	
EPC_XFER	0xFFF0_60AC	R/W	USB endpoint C remain transfer length register	
EPC_PKT	0xFFF0_60B0	R/W	USB endpoint C remain packet length register	0x0000_0000

### Audio Control Register Map

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_CON	0xFFF0_9000	R/W	Audio controller control register	0x0000_0000
ACTL_RESET	0xFFF0_9004	R/W	Sub block reset control register	0x0000_0000
ACTL_RDSTB	0xFFF0_9008	R/W	DMA destination base address register for record	0x0000_0000
ACTL_RDST_LENGTH	0xFFF0_900C	R/W	DMA destination length register for record	0x0000_0000
ACTL_RDSTC	0xFFF0_9010	R	DMA destination current address register for record	0x0000_0000
ACTL_RSR	0xFFF0_9014	R/W	Record status register	0x0000_0000
ACTL_PDSTB	0xFFF0_9018	R/W	DMA destination base address register for play	0x0000_0000
ACTL_PDST_LENGTH	0xFFF0_901C	R/W	DMA destination length register for play	0x0000_0000
	200	2	Publication Release Date: N	ovember 23, 201
			- 406 -	Revision A



#### Audio Control Register Map, continued


REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
ACTL_PDSTC	0xFFF0_9020	R	DMA destination current address register for play	0x0000_0000
ACTL_PSR	0xFFF0_9024	R/W	Play status register	0x0000_0004
ACTL_I <sup>2</sup> SCON	0xFFF0_9028	R/W	I <sup>2</sup> S control register	0x0000_0000
ACTL_ACCON	0xFFF0_902C	R/W	AC-link control register	0x0000_0000
ACTL_ACOS0	0xFFF0_9030	R/W	AC-link out slot 0	0x0000_0000
ACTL_ACOS1	0xFFF0_9034	R/W	AC-link out slot 1	0x0000_0080
ACTL_ACOS2	0xFFF0_9038	R/W	AC-link out slot 2	0x0000_0000
ACTL_ACIS0	0xFFF0_903C	R	AC-link in slot 0	0x0000_0000
ACTL_ACIS1	0xFFF0_9040	R	AC-link in slot 1	0x0000_0000
ACTL_ACIS2	0xFFF0_9044	R	AC-link in slot 2	0x0000_0000

### Cache Controller Test Registers Map

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
CTEST0	0xFFF6_0000	R/W	Cache test register 0	0x0000_0000
CTEST1	0xFFF6_0004	R	Cache test register 1	0x0000_0000

### **UART0 Control Registers Map**

	REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
	UART0_RBR	0xFFF8_0000	R	Receive Buffer Register (DLAB = 0)	Undefined
1252	UART0_THR	0xFFF8_0000	W	Transmit Holding Register (DLAB = 0)	Undefined
180	UART0_IER	0xFFF8_0004	R/W	Interrupt Enable Register (DLAB = 0)	0x0000_0000
mi 1	UART0 DLL	0xFFF8 0000	R/W	Divisor Latch Register (LS)	0x0000_0000
N/XX	UARTO_DEL	0XFFF6_0000		(DLAB = 1)	0x0000_0000
× (S)		0xFFF8 0004	R/W	Divisor Latch Register (MS)	0x0000 0000
K	OAITIO_DEM	0,1110_0004	1.7.0.0	(DLAB = 1)	0x0000_0000
	UART0_IIR	0xFFF8_0008	R	Interrupt Identification Register	0x8181_8181
	UART0_FCR	0xFFF8_0008	W	FIFO Control Register	Undefined
	UART0_LCR	0xFFF8_000C	R/W	Line Control Register	0x0000_0000
	UART0_LSR	0xFFF8_0014	R	Line Status Register	0x6060_6060
	UART0_TOR	0xFFF8_001C	R	Time Out Register	0x0000_0000



- 407 -

High Speed UAR11 Control Registers Map							
REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE			
UART1_RBR	0xFFF8_0100	R	Receive Buffer Register (DLAB = 0)	Undefined			
UART1_THR	0xFFF8_0100	W	Transmit Holding Register (DLAB = 0)	Undefined			
UART1_IER	0xFFF8_0104	R/W	Interrupt Enable Register (DLAB = 0)	0x0000_0000			
UART1_DLL	0xFFF8_0100	R/W	Divisor Latch Register (LS) (DLAB = 1)	0x0000_0000			
UART1_DLM	0xFFF8_0104	R/W	Divisor Latch Register (MS) (DLAB = 1)	0x0000_0000			
UART1_IIR	0xFFF8_0108	R	Interrupt Identification Register	0x8181_8181			
UART1_FCR	0xFFF8_0108	W	FIFO Control Register	Undefined			
UART1_LCR	0xFFF8_010C	R/W	Line Control Register	0x0000_0000			
UART1_MCR	0xFFF8_0110	R/W	Modem Control Register	0x0000_0000			
UART1_LSR	0xFFF8_0114	R	Line Status Register	0x6060.6060			
UART1_MSR	0xFFF8_0118	R	MODEM Status Register	0x0000_0000			
UART1_TOR	0xFFF8_011C	R	Time Out Register	0x0000_0000			
UART1_UBCR	0xFFF8_0120	R/W	UART1 Bluetooth Control Register	0x0000_0000			

### High Speed UART1 Control Registers Map

### **UART2 Control Register Map**

	REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
	UART2_RBR	0xFFF8_0200	R	Receive Buffer Register (DLAB = 0)	Undefined
	UART2_THR	0xFFF8_0200	W	Transmit Holding Register (DLAB = 0)	Undefined
30	UART2_IER	0xFFF8_0204	R/W	Interrupt Enable Register (DLAB = 0)	0x0000_0000
AN .	UART2_DLL	0xFFF8_0200	R/W	Divisor Latch Register (LS) (DLAB = 1)	0x0000_0000
april a	UART2_DLM	0xFFF8_0204	R/W	Divisor Latch Register (MS) (DLAB = 1)	0x0000_0000
S)	UART2_IIR	0xFFF8_0208	R	Interrupt Identification Register	0x8181_8181
X	UART2_FCR	0xFFF8_0208	W	FIFO Control Register	Undefined
	UART2_LCR	0xFFF8_020C	R/W	Line Control Register	0x0000_0000
	UART2_MCR	0xFFF8_0210	R/W	Modem Control Register	0x0000_0000
	UART2_LSR	0xFFF8_0214	R	Line Status Register	0x6060_6060
	UART2_MSR	0xFFF8_0218	R	MODEM Status Register	0x0000_0000
	UART2_TOR	0xFFF8_021C	R	Time Out Register	0x0000_0000
	UART2_IRCR	0xFFF8_0220	R/W	IrDA Control Register	0x0000_0040

#### **UART3 Control Register Map**

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
UART3_RBR	0xFFF8_0300	R	Receive Buffer Register (DLAB = 0)	Undefined
UART3_THR	0xFFF8_0300	W	Transmit Holding Register (DLAB = 0)	Undefined
UART3_IER	0xFFF8_0304	R/W	Interrupt Enable Register (DLAB = 0)	0x0000_0000
UART3_DLL	0xFFF8_0300	R/W	Divisor Latch Register (LS) (DLAB = 1)	0x0000_0000
UART3_DLM	0xFFF8_0304	R/W	Divisor Latch Register (MS) (DLAB = 1)	0x0000_0000
UART3_IIR	0xFFF8_0308	R	Interrupt Identification Register	0x8181_8181
UART3_FCR	0xFFF8_0308	W	FIFO Control Register	Undefined
UART3_LCR	0xFFF8_030C	R/W	Line Control Register	0x0000_0000
UART3_MCR	0xFFF8_0310	R/W	Modem Control Register	0x000_0000
UART3_LSR	0xFFF8_0314	R	Line Status Register	0x6060_6060
UART3_MSR	0xFFF8_0318	R	MODEM Status Register	0x0000_0000
UART3_TOR	0xFFF8_031C	R	Time Out Register	0x0000_0000

### **Timer Control Registers Map**

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
TCR0	0xFFF8_1000	R/W	Timer Control Register 0	0x0000_0005
TCR1	0xFFF8_1004	R/W	Timer Control Register 1	0x0000_0005
TICR0	0xFFF8_1008	R/W	Timer Initial Control Register 0	0x0000_00FF
TICR1	0xFFF8_100C	R/W	Timer Initial Control Register 1	0x0000_00FF
TDR0	0xFFF8_1010	R	Timer Data Register 0	0x0000_0000
TDR1	0xFFF8_1014	R	Timer Data Register 1	0x0000_0000
TISR	0xFFF8_1018	R/C	Timer Interrupt Status Register	0x0000_0000
WTCR	0xFFF8_101C	R/W	Watchdog Timer Control Register	0x0000_0000
WTCR	0xFFF8_101C	R/W	Watchdog Timer Control Register	

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
AIC_SCR1	0xFFF8_2004	R/W	Source Control Register 1	0x0000_0047
AIC_SCR2	0xFFF8_2008	R/W	Source Control Register 2	0x0000_0047
AIC_SCR3	0xFFF8_200C	R/W	Source Control Register 3	0x0000_0047
AIC_SCR4	0xFFF8_2010	R/W	Source Control Register 4	0x0000_0047
AIC_SCR5	0xFFF8_2014	R/W	Source Control Register 5	0x0000_0047
AIC_SCR6	0xFFF8_2018	R/W	Source Control Register 6	0x0000_0047
AIC_SCR7	0xFFF8_201C	R/W	Source Control Register 7	0x0000_0047
AIC_SCR8	0xFFF8_2020	R/W	Source Control Register 8	0x0000_0047
AIC_SCR9	0xFFF8_2024	R/W	Source Control Register 9	0x0000_0047
AIC_SCR10	0xFFF8_2028	R/W	Source Control Register 10	0x0000_0047
AIC_SCR11	0xFFF8_202C	R/W	Source Control Register 11	0x0000_0047
AIC_SCR12	0xFFF8_2030	R/W	Source Control Register 12	0x0000_0047
AIC_SCR13	0xFFF8_2034	R/W	Source Control Register 13	0x0000_0047
AIC_SCR14	0xFFF8_2038	R/W	Source Control Register 14	0x0000_0047
AIC_SCR15	0xFFF8_203C	R/W	Source Control Register 15	0x0000_0047
AIC_SCR16	0xFFF8_2040	R/W	Source Control Register 16	0x0000_0000
AIC_SCR17	0xFFF8_2044	R/W	Source Control Register 17	0x0000_0000
AIC_SCR18	0xFFF8_2048	R/W	Source Control Register 18	0x0000_0000
AIC_SCR19	0xFFF8_204C	R/W	Source Control Register 19	0x0000_0047
AIC_SCR20	0xFFF8_2050	R/W	Source Control Register 20	0x0000_0047
AIC_SCR21	0xFFF8_2054	R/W	Source Control Register 21	0x0000_0047
AIC_SCR22	0xFFF8_2058	R/W	Source Control Register 22	0x0000_0047
AIC_SCR23	0xFFF8_205C	R/W	Source Control Register 23	0x0000_0047
AIC_SCR24	0xFFF8_2060	R/W	Source Control Register 24	0x0000_0047
AIC_SCR25	0xFFF8_2064	R/W	Source Control Register 25	0x0000_0047
AIC SCR26	0xFFF8_2068	R/W	Source Control Register 26	0x0000_0047
AIC SCR27	0xFFF8_206C	R/W	Source Control Register 27	0x0000_0047
AIC_SCR28		R/W	Source Control Register 28	0x0000_0047
AIC_SCR29	0xFFF8_2074	R/W	Source Control Register 29	
AIC_SCR30	0xFFF8_2078	R/W	Source Control Register 30	
AIC_SCR31	0xFFF8_207C	R/W	Source Control Register 31	0x0000_0047

AIC Control Registers	Map,	continued
-----------------------	------	-----------

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
AIC_IRSR	0xFFF8_2100	R	Interrupt Raw Status Register	0x0000_0000
AIC_IASR	0xFFF8_2104	R	Interrupt Active Status Register	0x0000_0000
AIC_ISR	0xFFF8_2108	R	Interrupt Status Register	0x0000_0000
AIC_IPER	0xFFF8_210C	R	Interrupt Priority Encoding Register	0x0000_0000
AIC_ISNR	0xFFF8_2110	R	Interrupt Source Number Register	0x0000_0000
AIC_IMR	0xFFF8_2114	R	Interrupt Mask Register	0x0000_0000
AIC_OISR	0xFFF8_2118	R	Output Interrupt Status Register	0x0000_0000
AIC_MECR	0xFFF8_2120	W	Mask Enable Command Register	Undefined
AIC_MDCR	0xFFF8_2124	W	Mask Disable Command Register	Undefined
AIC_SSCR	0xFFF8_2128	W	Source Set Command Register	Undefined
AIC_SCCR	0xFFF8_212C	W	Source Clear Command Register	Undefined
AIC_EOSCR	0xFFF8_2130	W	End of Service Command Register	Undefined
AIC_TEST	0xFFF8_2200	W	ICE/Debug mode Register	Undefined

### **GPIO Control Register Map**

	REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
	GPIO_CFG0	0xFFF8_3000	R/W	GPIO Port0 Configuration Register	0x0000_0000
	GPIO_DIR0	0xFFF8_3004	R/W	GPIO Port0 Direction Control Register	0x0000_0000
	GPIO_DATAOUT0	0xFFF8_3008	R/W	GPIO Port0 Data Output Register	0x0000_0000
	GPIO_DATAIN0	0xFFF8_300C	R	GPIO Port0 Data Input Register	0xXXXX_XXXX
	GPIO_CFG1	0xFFF8_3010	R/W	GPIO port1 configuration register	0x0000_0000
,	GPIO_DIR1	0xFFF8_3014	R/W	GPIO port1 direction control register	0x0000_0000
	GPIO_DATAOUT1	0xFFF8_3018	R/W	GPIO port1 data output register	0x0000_0000
Ì	GPIO_DATAIN1	0xFFF8_301C	R	GPIO port1 data input register	0xXXXX_XXXX
	GPIO_CFG2	0xFFF8_3020	R/W	GPIO Port2 Configuration Register	0x0000_0000
	GPIO_DIR2	0xFFF8_3024	R/W	GPIO Port2 Direction Control Register	0x0000_0000
	GPIO_DATAOUT2	0xFFF8_3028	R/W	GPIO Port2 Data Output Register	0x0000_0000
	GPIO_DATAIN2	0xFFF8_302C	R	GPIO Port2 Data Input Register	0xXXXX_XXXX
	GPIO_CFG4	0xFFF8_3040	R/W	GPIO Port4 Configuration Register	0x0015_5555
	GPIO_DIR4	0xFFF8_3044	R/W	GPIO Port4 Direction Control Register	0x0000_0000
	GPIO_DATAOUT4	0xFFF8_3048	R/W	GPIO Port4 Data Output Register	0x0000_0000
	GPIO_DATAIN4	0xFFF8_304C	R	GPIO Port4 Data Input Register	0xXXXX_XXXX

- 411 -

#### GPIO Control Register Map, continued

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
GPIO_CFG5	0xFFF8_3050	R/W	GPIO Port5 Configuration Register	0x0000_0000
GPIO_DIR5	0xFFF8_3054	R/W	GPIO Port5 Direction Control Register	0x0000_0000
GPIO_DATAOUT5	0xFFF8_3058	R/W	GPIO Port5 Data Output Register	0x0000_0000
GPIO_DATAIN5	0xFFF8_305C	R	GPIO Port5 Data Input Register	0xXXXX_XXXX
GPIO_DBNCECON	0xFFF8_3070	R/W	GPIO Input Debounce Control Register	0x0000_0000
GPIO_XICFG	0xFFF8_3074	R/W	Extend Interrupt Configure Register	0xXXXX_XXX0
GPIO_XISTATUS	0xFFF8_3078	R/W	Extend Interrupt Status Register	0xXXXX_XXX0

### I<sup>2</sup>C Register Map

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
			I <sup>2</sup> C Interface 0	
I <sup>2</sup> C_CSR0	0xFFF8_6000	R/W	I <sup>2</sup> C0 Control and Status Register	0x0000_0000
I <sup>2</sup> C_DIVIDER0	0xFFF8_6004	R/W	I <sup>2</sup> C0 Clock Prescale Register	0x0000_0000
I <sup>2</sup> C_CMDR0	0xFFF8_6008	R/W	I <sup>2</sup> C0 Command Register	0x0000_0000
I <sup>2</sup> C_SWR0	0xFFF8_600C	R/W	I <sup>2</sup> C0 Software Mode Control Register	0x0000_003F
I <sup>2</sup> C_RxR0	0xFFF8_6010	R	I <sup>2</sup> C0 Data Receive Register	0x0000_0000
I <sup>2</sup> C_TxR0	0xFFF8_6014	R/W	I <sup>2</sup> C0 Data Transmit Register	0x0000_0000
			I <sup>2</sup> C Interface 1	
I <sup>2</sup> C_CSR1	0xFFF8_6000	R/W	I <sup>2</sup> C1 Control and Status Register	0x0000_0000
I <sup>2</sup> C_DIVIDER1	0xFFF8_6004	R/W	I <sup>2</sup> C1 Clock Prescale Register	0x0000_0000
I <sup>2</sup> C_CMDR1	0xFFF8_6008	R/W	I <sup>2</sup> C1 Command Register	0x0000_0000
I <sup>2</sup> C_SWR1	0xFFF8_600C	R/W	I <sup>2</sup> C1 Software Mode Control Register	0x0000_003F
I <sup>2</sup> C_RxR1	0xFFF8_6010	R	I <sup>2</sup> C1 Data Receive Register	0x0000_0000
I <sup>2</sup> C_TxR1	0xFFF8_6014	R/W	I <sup>2</sup> C1 Data Transmit Register	0x0000_0000
A.				

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
USI_CNTRL	0xFFF8_6200	R/W	Control and Status Register	0x0000_0004
USI_DIVIDER	0xFFF8_6204	R/W	Clock Divider Register	0x0000_0000
USI_SSR	0xFFF8_6208	R/W	Slave Select Register	0x0000_0000
Reserved	0xFFF8_620C	N/A	Reserved	N/A
USI_Rx0	0xFFF8_6210	R	Data Receive Register 0	0x0000_0000
USI_Rx1	0xFFF8_6214	R	Data Receive Register 1	0x0000_0000
USI_Rx2	0xFFF8_6218	R	Data Receive Register 2	0x0000_0000
USI_Rx3	0xFFF8_621C	R	Data Receive Register 3	0x0000_0000
USI_Tx0	0xFFF8_6210	W	Data Transmit Register 0	0x0000_0000
USI_Tx1	0xFFF8_6214	W	Data Transmit Register 1	0x0000_0000
USI_Tx2	0xFFF8_6218	W	Data Transmit Register 2	0x0000_0000
USI_Tx3	0xFFF8_621C	W	Data Transmit Register 3	0x0000_0000

### USI Register Map

### **PWM Control Registers Map**

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
PWM_PPR	0xFFF8_7000	R/W	PWM Prescaler Register	0x0000_0000
PWM_CSR	0xFFF8_7004	R/W	PWM Clock Select Register	0x0000_0000
PWM_PCR	0xFFF8_7008	R/W	PWM Control Register	0x0000_0000
PWM_CNR0	0xFFF8_700C	R/W	PWM Counter Register 0	0x0000_0000
PWM_CMR0	0xFFF8_7010	R/W	PWM Comparator Register 0	0x0000_0000
PWM_PDR0	0xFFF8_7014	R	PWM Data Register 0	0x0000_0000
PWM_CNR1	0xFFF8_7018	R/W	PWM Counter Register 1	0x0000_0000
PWM_CMR1	0xFFF8_701C	R/W	PWM Comparator Register 1	0x0000_0000
PWM_PDR1	0xFFF8_7020	R	PWM Data Register 1	0x0000_0000
PWM_CNR2	0xFFF8_7024	R/W	PWM Counter Register 2	0x0000_0000
PWM_CMR2	0xFFF8_7028	R/W	PWM Comparator 2	0x0000_0000
PWM_PDR2	0xFFF8_702C	R	PWM Data Register 2	0x0000_0000
PWM_CNR3	0xFFF8_7030	R/W	PWM Counter Register 3	0x0000_0000
PWM_CMR3	0xFFF8_7034	R/W	PWM Comparator Register 3	0x0000_0000
PWM_PDR3	0xFFF8_7038	R	PWM Data Register 3	0x0000_0000
PWM_PIER	0xFFF8_703C	R/W	PWM Interrupt Enable Register	0x0000_0000
PWM_PIIR	0xFFF8_7040	R/C	PWM Interrupt Indication Register	0x0000_0000

### **KPI Control Register Map**

REGISTER	ADDRESS	R/W	DESCRIPTION	RESET VALUE
KPICONF	0xFFF8_8000	R/W	Keypad controller configuration Register	0x0000_0000
KPI3KCONF	0xFFF8_8004	R/W	Keypad controller 3-keys configuration register	0x0000_0000
KPILPCONF	0xFFF8_8008		Keypad controller low power configuration register	0x0000_0000
KPISTATUS	0xFFF8_800C	R/O	Keypad controller status register	0x0000_0000

#### **PS2 Control Register Map**

REGISTER	ADDRESS	R/W/C	DESCRIPTION	RESET VALUE
PS2CMD	0xFFF8_9000	R/W	PS2 Host Controller Command Register	0x0000_0000
PS2STS	0xFFF8_9004	R/W	PS2 Host Controller Status Register	0x0000_0000
PS2SCANCODE	0xFFF8_9008	RO	PS2 Host Controller RX Scan Code Register	0x0000_0000
PS2ASCII	0xFFF8_900C	RO	PS2 Host Controller RX ASCII Code Register	0x0000_0000

- 414 -

### **11. REVISION HISTORY**

REVISION	DATE
А	2006/06/23
A1	2006/08/30
A2	2006/09/22
A3	2008/04/28

#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

- 416 -

