# **Power MOSFET** -3.05 Amps, -30 Volts Dual P-Channel SO-8

### Features

- High Efficiency Components in a Dual SO-8 Package
- High Density Power MOSFET with Low R<sub>DS(on)</sub>
- Miniature SO-8 Surface Mount Package Saves Board Space
- Diode Exhibits High Speed with Soft Recovery
- I<sub>DSS</sub> Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for the SO-8 Package is Provided

### Applications

- DC–DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery–Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular & Cordless Telephones

#### MOSFET MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit				
Drain-to-Source Voltage	V <sub>DSS</sub>	-30	V				
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	±20	V				
Thermal Resistance –							
Junction-to-Ambient (Note 1)	$R_{\theta JA}$	171	°C/W				
Total Power Dissipation @ T <sub>A</sub> = 25°C	PD	0.73	W				
Continuous Drain Current @ 25°C	I <sub>D</sub>	-2.34	Α				
Continuous Drain Current @ 70°C	I <sub>D</sub>	-1.87	Α				
Pulsed Drain Current (Note 4)	I <sub>DM</sub>	-8.0	Α				
Thermal Resistance –							
Junction-to-Ambient (Note 2)	$R_{\thetaJA}$	100	°C/W				
Total Power Dissipation @ T <sub>A</sub> = 25°C	PD	1.25	W				
Continuous Drain Current @ 25°C	I <sub>D</sub>	-3.05	Α				
Continuous Drain Current @ 70°C	I <sub>D</sub>	-2.44	Α				
Pulsed Drain Current (Note 4)	I <sub>DM</sub>	-12	Α				
Thermal Resistance –							
Junction-to-Ambient (Note 3)	$R_{\theta JA}$	62.5	°C/W				
Total Power Dissipation @ T <sub>A</sub> = 25°C	PD	2.0	W				
Continuous Drain Current @ 25°C	I <sub>D</sub>	-3.86	Α				
Continuous Drain Current @ 70°C	I <sub>D</sub>	-3.1	Α				
Pulsed Drain Current (Note 4)	I <sub>DM</sub>	–15	A				
Operating and Storage	T <sub>J</sub> , T <sub>stg</sub>	-55 to	°C				
Temperature Range	Ū	+150					
Single Pulse Drain-to-Source Avalanche	E <sub>AS</sub>	140	mJ				
Energy – Starting $T_J = 25^{\circ}C$							
$(V_{DD} = -30 \text{ Vdc}, V_{GS} = -4.5 \text{ Vdc}, \text{ Peak}$							
$I_L$ = -7.5 Apk, L = 5 mH, R <sub>G</sub> = 25 $\Omega$ )							
Maximum Lead Temperature for Soldering	ΤL	260	°C				
Purposes, 1/8" from case for 10 seconds							

1. Minimum FR-4 or G-10 PCB, t = Steady State.

 Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), t = steady state.

3. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), t  $\leq$  10 seconds.


4. Pulse Test: Pulse Width =  $300 \ \mu$ s, Duty Cycle = 2%.



### ON Semiconductor®

### http://onsemi.com

V <sub>DSS</sub>	V <sub>DSS</sub> R <sub>DS(ON)</sub> TYP	
–30 V	85 mΩ @ –10 V	–3.05 A



#### ORDERING INFORMATION

Top View

Device	Package	Shipping <sup>†</sup>
NTMD3P03R2	SO-8	2500/Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted) (Note 5)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS		· · · ·		1	r	
Drain-to-Source Breakdown Voltage ( $V_{GS} = 0 Vdc, I_D = -250 \mu Adc$ ) Temperature Coefficient (Positive)			-30 -	_ _30	-	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = -24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C})$ $(V_{DS} = -24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$ $(V_{DS} = -30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C})$			- - -		-1.0 -20 -2.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -20 Vdc, V <sub>DS</sub> = 0 Vdc)			-	_	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +20 Vdc, V <sub>DS</sub> = 0 Vdc)			_	_	100	nAdc
ON CHARACTERISTICS		ļ		<u> </u>	<u> </u>	
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \ \mu Adc)$ Temperature Coefficient (Negative)			-1.0 _	-1.7 3.6	-2.5 -	Vdc
Static Drain-to-Source On-State Resistance $(V_{GS} = -10 \text{ Vdc}, I_D = -3.05 \text{ Adc})$ $(V_{GS} = -4.5 \text{ Vdc}, I_D = -1.5 \text{ Adc})$			- -	0.063 0.090	0.085 0.125	Ω
Forward Transconductance ( $V_{DS} = -15$ Vdc, $I_D = -3.05$ Adc)			_	5.0	_	Mhos
OYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	_	520	750	pF
Output Capacitance	$(V_{DS} = -24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C <sub>oss</sub>	_	170	325	
Reverse Transfer Capacitance	1.0 Wit (2)	C <sub>rss</sub>	_	70	135	
	Notes 6 and 7)					
Turn-On Delay Time		t <sub>d(on)</sub>	_	12	22	ns
Rise Time	$(V_{DD} = -24 \text{ Vdc}, I_D = -3.05 \text{ Adc},$	t <sub>r</sub>	_	16	30	
Turn–Off Delay Time	V <sub>GS</sub> = -10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(off)</sub>	_	45	80	
Fall Time		t <sub>f</sub>	-	45	80	
Turn-On Delay Time		t <sub>d(on)</sub>	_	16	-	ns
Rise Time	$(V_{DD} = -24 \text{ Vdc}, I_D = -1.5 \text{ Adc},$	t <sub>r</sub>	_	42	-	-
Turn-Off Delay Time	V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(off)</sub>	-	32	-	
Fall Time		t <sub>f</sub>	_	35	-	
Total Gate Charge		Q <sub>tot</sub>	_	16	25	nC
Gate-Source Charge	(V <sub>DS</sub> = −24 Vdc, V <sub>GS</sub> = −10 Vdc,	Q <sub>gs</sub>	_	2.0	_	1
Gate–Drain Charge	$I_{\rm D} = -3.05 \; {\rm Adc})$	Q <sub>gd</sub>	_	4.5	_	
BODY-DRAIN DIODE RATINGS (No	te 6)				1	1
Diode Forward On–Voltage $(I_S = -3.05 \text{ Adc}, V_{GS} = 0 \text{ V})$ $(I_S = -3.05 \text{ Adc}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C})$		V <sub>SD</sub>	-	-0.96 -0.78	-1.25 -	Vdc
Reverse Recovery Time		t <sub>rr</sub>	_	34	-	ns
	(I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>a</sub>	-	18	-	_
		t <sub>b</sub>	_	16	-	
Reverse Recovery Stored Charge			_	0.03	_	μC

5. Handling precautions to protect against electrostatic discharge is mandatory. 6. Indicates Pulse Test: Pulse Width =  $300 \ \mu s \ max$ , Duty Cycle = 2%. 7. Switching characteristics are independent of operating junction temperature.

### **TYPICAL ELECTRICAL CHARACTERISTICS**








Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. Diode Reverse Recovery Waveform





Figure 15. FET Thermal Response

#### PACKAGE DIMENSIONS

SO-8 CASE 751-07 **ISSUE AB** 



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)

- PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 751–01 THRU 751–06 ARE OBSOLETE. NEW 6 STANDARD IS 751-07.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	7 BSC	0.050 BSC			
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
Κ	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
Ν	0.25	0.50	0.010	0.020		
S	5 80	6 20	0 228	0 244		

STYLE 11 SOURCE 1 PIN 1. 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 DRAIN 2

- 6. DRAIN 1 7.
- DRAIN <sup>1</sup> 8.



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications Intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.