Product Preview

Small Signal MOSFET

12 V, Complementary, 2.0 x 2.0 mm UDFN Package

Features

- Advanced Trench Complementary MOSFET
- Low RDS(on)
- Low Profile UDFN 2.0x2.0x0.55mm for Board Space Saving
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Power Load Switch
- Load Switch with Level Shift
- Optimized for Power Management in Ultra Portable Devices

MAXIMUM RATINGS (T_J = 25°C unless otherwise specified)

Para	Symbol	Value	Unit			
Drain-to-Source Voltage	NMOS	\/	12	V		
Diam-to-Source voltag	PMOS	V_{DSS}	12			
Gate-to-Source Voltage	NMOS	V _{GS}	±8.0	V		
Gale-to-Source voltag	C	PMOS	VGS	±8.0	V	
N-Channel	Steady	$T_A = 25^{\circ}C$		6.4		
Continuous Drain	State	$T_A = 85^{\circ}C$	I _D	4.6	mA	
Current (Note 1)	t ≤ 5 s	$T_A = 25^{\circ}C$		8.1		
P-Channel	Steady	$T_A = 25^{\circ}C$	I _D	-4.6	mA	
Continuous Drain	State	$T_A = 85^{\circ}C$		-3.3		
Current (Note 1)	t ≤ 5 s	$T_A = 25^{\circ}C$		-5.9		
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	1.40	mW	
(Note 1)	t ≤ 5 s	$T_A = 25^{\circ}C$		2.29	mW	
Pulsed Drain Current	NMOS	+ - 10	l	21	mA	
i dised Diain Current	PMOS	t _p = 10 μs	I _{DM}	14	ША	
Source Current (Body I	IS	1.6	Α			
Source Current (Body L		-1.6				
Operating Junction and	T _J , T _{STG}	–55 to 150	°C			
Lead Temperature for S from case for 10 s)	TL	260	°C			

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface—mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq), 1 oz. Cu.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} Max	I _D Max
	23 mΩ @ 4.5 V	
N-Channel 12 V	26 mΩ @ 3.3 V	6.4 mA
	31 mΩ @ 2.5 V	0.4 IIIA
	59 mΩ @ 1.8 V	
	44 mΩ @ -4.5 V	
P-Channel -12 V	55 mΩ @ -3.3 V	-4.6 mA
	75 mΩ @ –2.5 V	-4.0 IIIA
	175 mΩ @ –1.8 V	

SYMBOLS AND PIN CONNECTIONS



MARKING DIAGRAM



UDFN6 CASE 527AD



AA = Specific Device Code M = Date Code

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTLUD3C20CZTAG	UDFN6	3000 / Tape &
NTLUD3C20CZTBG	(Pb-Free)	Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State, Minimum Pad (Note 1)	$R_{ heta JA}$	89.3	°C/W
Junction–to–Ambient – $t \le 5$ s (Note 1)		54.6	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	FET	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS						•	•	
		N	T	I _D = 250 μA	12			
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	Р	$V_{GS} = 0 V$	I _D = -250 μA	-12			V
Drain-to-Source Breakdown Voltage	V/DD/DCC /	N		•		TBD		1400
Temperature Coefficient	V _{(BR)DSS} / T _J	Р				TBD		mV/°C
			V _{GS} = 0 V, V _{DS} = 9.6 V	T _J = 25°C			1	
Zone Oote Vellana Brain Oursel		N		T _J = 125°C			10	μΑ
Zero Gate Voltage Drain Current	I _{DSS}	_	., .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	T _J = 25°C			-1	
		Р	$V_{GS} = 0 \text{ V}, V_{DS} = -9.6 \text{ V}$	T _J = 125°C			-10	μΑ
		N	., ., .,	.001/			±100	nA
Gate-to-Source Leakage Current	I_{GSS}	Р	$V_{DS} = 0 V, V_{GS} =$	±8.0 V			±100	
ON CHARACTERISTICS (Note 2)		•						
Octo Three sheld Maltane		N	$V_{GS} = V_{DS}$	I _D = 250 μA	0.4		1.0	V
Gate Threshold Voltage	V _{GS(TH)}	Р		$I_D = -250 \mu\text{A}$	-0.4		-1.0	
Negative Threshold Temperature	V _{GS(TH)} / T _J	N		•		TBD		>//00
Coefficient		Р				TBD		mV/°C
			V _{GS} = 4.5 V	$I_D = 5 A$		18	23	mΩ
		N	V _{GS} = 3.3 V	I _D = 5 A		21	26	
			V _{GS} = 2.5 V	I _D = 4.6 A		25	31	
Droin to Course On Resistance	Б		V _{GS} = 1.8 V	I _D = 4 A		47	59	
Drain-to-Source On Resistance	R _{DS(on)}	P	$V_{GS} = -4.5 \text{ V},$	I _D = -4 A		35	44	
			$V_{GS} = -3.3 \text{ V}$	I _D = -4 A		44	55	
			$V_{GS} = -2.5 \text{ V},$	$I_D = -3 A$		60	75	
			$V_{GS} = -1.8 \text{ V}$	I _D = −1 A		140	175	
Forward Transconductance	~	N	V _{DS} = 5 V	I _D = 5 A		TBD		c
Forward Transconductance	9FS	Р	V _{DS} = -5 V	$I_{D} = -4 \text{ A}$		TBD		Ø
CAPACITANCES								
Input Capacitance	C _{ISS}					1074		
Output Capacitance	C _{OSS}	N $f = 1 \text{ MHz}, V_{GS} = 0 \text{ V} $ $V_{DS} = 9.6 \text{ V}$		= 0 V /		147		pF
Reverse Capacitance	C _{RSS}		55 -1			139		
Input Capacitance	C _{ISS}		f = 1 MHz, V _{GS} = 0 V V _{DS} = -9.6 V			1201		
Output Capacitance	C _{OSS}	Р				150		
Reverse Capacitance	C _{RSS}					145		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Switching characteristics are independent of operating junction temperatures

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	FET	Test Condition		Min	Тур	Max	Unit
CHARGES	•	•				•		
Total Gate Charge	Q _{G(TOT)}		$V_{GS} = 4.5 \text{ V}, V_{DS} = 9.6 \text{ V}, I_D = 5 \text{ A}$			10.8		
Threshold Gate Charge	Q _{G(TH)}	1				0.8		
Gate-to-Source Charge	Q _{GS}	N				1.9		
Gate-to-Drain Charge	Q_{GD}	1				2.4		
Total Gate Charge	Q _{G(TOT)}					12.6		nC
Threshold Gate Charge	Q _{G(TH)}	P	45777			0.9		.
Gate-to-Source Charge	Q _{GS}	7	$V_{GS} = -4.5 \text{ V}, V_{DS} = -9.0$	3 V, I _D = -4 A		1.7		
Gate-to-Drain Charge	Q_{GD}					2.8		
SWITCHING CHARACTERISTIC	S (Note 2)							
Turn-On Delay Time	t _{d(ON)}		$V_{GS} = 4.5 \text{ V}, V_{DS} = 9.6 \text{ V}, R_{G} = 1.0 \Omega$			7.6		
Rise Time	t _r	٦				22		
Turn-Off Delay Time	t _{d(OFF)}	N				22		
Fall Time	t _f					4.0		
Turn-On Delay Time	t _{d(ON)}					6.8		ns
Rise Time	t _r	P	45777	V.D. 400		18		
Turn-Off Delay Time	t _{d(OFF)}		$V_{GS} = -4.5 \text{ V}, V_{DD} = -9.6 \text{ V}, R_{G} = 1.0 \Omega$			33		
Fall Time	t _f	1				9.9		
DRAIN-SOURCE DIODE CHARA	ACTERISTICS							
Forward Diode Voltage		N	$V_{GS} = 0 \text{ V, } I_{S} = 1.0 \text{ mA}$	T _J = 25°C		0.8	1.1	
		N		T _J = 125°C		TBD		
	V_{SD}		$V_{GS} = 0 \text{ V, } I_{S} = -1.0 \text{ mA}$	T _J = 25°C		-0.8	-1.1	V
		P V _G		T _J = 125°C		TBD		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Switching characteristics are independent of operating junction temperatures

PACKAGE DIMENSIONS


UDFN6 2x2, 0.65P CASE 517BF ISSUE B



NOTES

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 APPLIES TO PLATED
 TERMINAL AND IS MEASURED BETWEEN
 0.15 AND 0.30 mm FROM THE TERMINAL THE THE TERMINAL THE TERMINAL THE TERMINAL THE TERMINAL THE TERMINAL THE TERMINAL THE TER
- 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

TAD AS WELL AS THE TERM						
	MILLIMETERS					
DIM	MIN	MAX				
Α	0.45	0.55				
A1	0.00	0.05				
A3	0.13 REF					
b	0.25 0.35					
D	2.00 BSC					
D2	0.57 0.77					
E	2.00 BSC					
E2	0.90 1.10					
е	0.65 BSC					
F	0.15 BSC					
K	0.25 REF					
L	0.20 0.30					
L1	0.10					



ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative