Power MOSFET

–20 V, –7.7 A, μCool [™] Single P–Channel, ESD, 2x2 mm WDFN Package

Features

- WDFN 2x2 mm Package with Exposed Drain Pads for Excellent Thermal Conduction
- Lowest R_{DS(on)} Solution in 2x2 mm Package
- Footprint Same as SC-88 Package
- Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
- ESD Protected
- This is a Pb-Free Device

Applications

- Optimized for Battery and Load Management Applications in Portable Equipment
- High Side Load Switch
- Battery Switch
- DC–DC Converters

December, 2008 - Rev. 0

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Paran	Parameter				
Drain-to-Source Volta	V _{DSS}	-20	V		
Gate-to-Source Voltag	je		V _{GS}	±8.0	V
Continuous Drain	Steady	$T_A = 25^{\circ}C$	I _D	-5.9	А
Current (Note 1)	State	$T_A = 85^{\circ}C$		-4.2	
	t ≤ 5 s	T _A = 25°C		-7.7	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	1.9	W
	t ≤ 5 s			3.3	
Continuous Drain		$T_A = 25^{\circ}C$	۱ _D	-3.5	А
Current (Note 2)	Steady	$T_A = 85^{\circ}C$		-2.5	
Power Dissipation (Note 2)	State $T_A = 25^{\circ}C$		P _D	0.7	W
Pulsed Drain Current	t _p =	10 μs	I _{DM}	-23	А
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Source Current (Body I	I _S	-2.8	А		
Lead Temperature for S (1/8" from case for 10 s		urposes	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size, 2. (30 mm², 2 oz Cu).




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
	38 mΩ @ –4.5 V	
-20 V	50 mΩ @ –2.5 V	-7.7 A
201	75 mΩ @ –1.8 V	1.17
	200 mΩ @ –1.5 V	





PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]
NTLJS3180PZTAG	WDFN6	3000/Tape & Reel
NTLJS3180PZTBG	(Pb-Free)	oooo, hape a neer

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

www.DataSheet4U.com

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	65	
Junction-to-Ambient - Steady State Min Pad (Note 4)	$R_{\theta JA}$	180	°C/W
Junction-to-Ambient – t \leq 5 s (Note 3)	R _{θJA}	38	

Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm², 2 oz Cu).

MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = -25	50 μA	-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	$I_D = -250 \ \mu A$, Ref to $25^{\circ}C$			-5.0		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -16 V, V _{GS} = 0 V	T _J = 25°C			-1.0	μΑ
		$v_{\rm DS} = -10 v, v_{\rm GS} = 0 v$	T _J = 85°C			-10	
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±	8.0 V			±10	μA
ON CHARACTERISTICS (Note 5)							

Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = -250 \ \mu A$	-0.45		-1.0	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J			3.0		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -3.0 \text{ A}$		30	38	mΩ
		$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -3.0 \text{ A}$		40	50	
		V _{GS} = -1.8 V, I _D = -2.0 A		55	75	
		V _{GS} = -1.5 V, I _D = -1.8 A		85	200	
Forward Transconductance	9 _{FS}	$V_{DS} = -16 \text{ V}, \text{ I}_{D} = -3.0 \text{ A}$		7.7		S

CHARGES, CAPACITANCES AND GATE RESISTANCE


Input Capacitance	C _{ISS}		1100		pF
Output Capacitance	C _{OSS}	$V_{GS} = 0 V, f = 1.0 MHz,$ $V_{DS} = -16 V$	180		
Reverse Transfer Capacitance	C _{RSS}		130		
Total Gate Charge	Q _{G(TOT)}		13	19.5	nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -16 \text{ V},$ $I_{D} = -3.0 \text{ A}$	0.5		
Gate-to-Source Charge	Q _{GS}	I _D = -3.0 A	1.4		
Gate-to-Drain Charge	Q _{GD}	1	4.2		

SWITCHING CHARACTERISTICS (Note 6)


Turn-On Delay Time	t _{d(ON)}		8.0	ns
Rise Time	t _r	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V},$	15	
Turn-Off Delay Time	t _{d(OFF)}	I_D = -3.0 A, R_G = 3.0 Ω	70	
Fall Time	t _f		67	

DRAIN-SOURCE DIODE CHARACTERISTICS


Forward Recovery Voltage	V _{SD}	V _{GS} = 0 V, IS = -2.0 A	T _J = 25°C	-0.7	-1.0	V
		$V_{GS} = 0.0, 13 = -2.0 \text{ A}$	T _J = 125°C	-0.6		v
Reverse Recovery Time	t _{RR}			60		
Charge Time	ta	$V_{GS} = 0 V, d_{ISD}/d_t = 1 V_{SS} = -2.0 A$	00 A/μs,	16		ns
Discharge Time	t _b	I _S = -2.0 A		44		
Reverse Recovery Time	Q _{RR}	1		41		nC



TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)



TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)








Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Diode Forward Voltage versus Current





TYPICAL PERFORMANCE CURVES (T_J = 25° C unless otherwise noted)





Figure 12. Thermal Response

PACKAGE DIMENSIONS

WDFN6 CASE 506AP-01 **ISSUE B**



 \mathbf{H} \Box

BOTTOM VIEW

4


6

J1

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS.
- 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL.
- 4.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. CENTER TERMINAL LEAD IS OPTIONAL. TERMINAL LEAD IS CONNECTED TO TERMINAL LEAD # 4. 5
- 6. PINS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.

	MILLIM	ETERS		
DIM	MIN	MAX		
Α	0.70	0.80		
A1	0.00	0.05		
A3	0.20	REF		
b	0.25	0.35		
b1	0.51	0.61		
D	2.00 BSC			
D2	1.00	1.20		
Е	2.00	BSC		
E2	1.10	1.30		
е	0.65	BSC		
K	0.15	REF		
L	0.20	0.30		
L2	0.20 0.30			
J	0.27 REF			
J1	0.65	REF		

SOLDERMASK DEFINED MOUNTING FOOTPRINT



DIMENSIONS: MILLIMETERS

μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

CA

В

0.10

CAB

NOTE 3

С 0.05

 \oplus 0.05 С

NOTE 5

b 6X 0.10

 \oplus

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

E2

к-

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative