Data Sheet NT35512

One-chip Driver IC without internal GRAM for 16.7M colors 480RGB x 864 a-Si TFT LCD with RGB / MIPI Interface

V0.01 Preliminary

NOVATEK 聯 詠 科 技

1/10/2012

1

Version 0.01



NT35512

REVISION HISTORY	6
1 DESCRIPTION	7
1.1 PURPOSE OF THIS DOCUMENT	7
1.2 GENERAL DESCRIPTION	7
2 FEATURES	
3 BLOCK DIAGRAM	9
4 PIN DESCRIPTION	10
4.1 POWER SUPPLY PINS	
4.2 CABC CONTROL PINS	n
4.3 SPI INTERFACE PINS	
4.4 RGB INTERFACE PINS	
4.5 MIPI INTERFACE PINS.	
4.6 INTERFACE LOGIC PINS	<u>)</u>
4.7 DRIVER OUTPUT PINS	
4.8 DC/DC CONVERTER PINS	
4.9 TEST PINS	17
5 FUNCTIONAL DESCRIPTION	
5.1 MPU INTERFACE	
5.1.1 Interface Type Selection	
5.1.2 8-Bit and 9-Bit Serial Interface	
5.1.2.1 Write Mode	
5.1.2.2 Read Mode	21
5.1.3 16-bit Serial Interface	22
5.1.3.1 Write Mode	
5.1.2.2 Read Mode	24
5.2 MIPI INTERFACE	
5.2.1 Display Module Pin Configuration for DSI	27
5.2.2 Display Serial Interface (DSI)	
5.2.2.1 General Description	
5.2.2.2 Interface Level Communication	
5.2.2.3 Packet Level Communication	
5.2.2.4 Video Mode Communication	
5.2.3 System Power-Up and Initialization	
5.3 INTERFACE PAUSE	113
5.4 DATA TRANSFER BREAK AND RECOVERY	114
1/10/2012 2	Version 0.01



NT35512

5.5 RGB INTERFACE	117
5.5.1 General Description	117
5.5.2 RGB Interface Timing Chart	118
5.5.3 RGB Interface Mode Set	119
5.5.4 RGB Interface Bus Width Set	
5.6 Power On/Off Sequence	126
5.6.1 Case 1 – RESX line is held High or Unstable by Host at Power On	
5.6.2 Case 2 – RESX line is held Low by host at Power On	
5.6.3 Uncontrolled Power Off	
5.7 Power Level Modes	
5.7.1 Definition	129
5.7.2 Power Level Mode	
5.8 RESET FUNCTION	
5.8.1 Register Default Value	2
5.8.2 Output or Bi-directional (I/O) Pins	
5.8.3 Input Pins	
5.9 SLEEP OUT-COMMAND AND SELF-DIAGNOSTIC FUNCTIONS OF THE DISPLAY MODULE	
5.9.1 Register loading Detection	
5.9.3 Chip Attachment Detection	
5.10 GAMMA FUNCTION	137
5.11 BASIC DISPLAY MODE	138
5.12 INSTRUCTION SETTING SEQUENCE	139
5.12.1 Sleep In/Out Sequence	
5.12.2 Deep Standby Mode Enter/Exit Sequence	
5.13 INSTRUCTION SETUP FLOW	141
5.13.1 Initializing with the Built-in Power Supply Circuits	141
5.13.2 Power OFF Sequence	
5.14 MTP WRITE SEQUENCE	143
5.15 COLUMN, 1-DOT, 2-DOT, 3-DOT, 4-DOT AND Z INVERSION (VCOM DC DRIVE)	144
5.16 DYNAMIC BACKLIGHT CONTROL FUNCTION	145
5.16.1 PWM Control Architecture	
5.16.2 Dimming Function for CABC and Manual Brightness Control	
5.16.3 PWM Signal Setting for CABC and LABC	
5.16.4 Content Adaptive Brightness Control (CABC)	
1/10/2012 3	Version 0.01



NT35512

6 COMMAND DESCRIPTIONS	157
6.1 USER COMMAND SET	157
NOP (0000h)	
SWRESET: Software Reset (0100h)	
RDDID: Read Display ID (0400h~0402h)	
RDNUMED: Read Number of Errors on DSI (0500h)	
RDRED: Read the first pixel of Red Color (0600h)	
RDGREEN: Read the first pixel of Green Color (0700h)	
RDBLUE: Read the first pixel of Blue Color (0800h)	
RDDPM: Read Display Power Mode (0A00h)	
RDDMADCTL: Read Display MADCTL (0B00h)	
RDDCOLMOD: Read Display Pixel Format (0C00h)	
RDDIM: Read Display Image Mode (0D00h)	
RDDSM: Read Display Signal Mode (0E00h)	
RDDSDR: Read Display Self-Diagnostic Result (0F00h)	
SLPIN: Sleep In (1000b)	
SLPOUT: Sleep Out (1100h)	
PTLON: Partial Display Mode On (1200h)	
NORON: Normal Display Mode On (1300h)	
INVOFF: Display Inversion Off (2000h)	
INVON: Display Inversion On (2100h)	
ALLPOFF: All Pixel Off (2200h)	
ALLPON: All Pixel On (2300h)	
GAMSET: Gamma Set (2600h)	
DISPOFF: Display Off (2800h)	
DISPON: Display On (2900h)	
PTLAR: Partial Area (3000h~3003h)	
IDMOFF: Idle Mode Off (3800h)	
IDMON: Idle Mode On (3900h)	
COLMOD: Interface Pixel Format (3A00h)	
DSTBON: Deep Standby Mode On (4F00h)	
WRDISBV: Write Display Brightness (5100h)	
RDDISBV: Read Display Brightness (5200h)	
WRCTRLD: Write CTRL Display (5300h)	
RDCTRLD: Read CTRL Display Value (5400h)	
1/10/2012 4	Version 0.01



NT35512

WRCABC: Write Content Adaptive Brightness Control (5500h)	199
RDCABC: Read Content Adaptive Brightness Control (5600h)	200
WRCABCMB: Write CABC minimum brightness (5E00h)	201
RDCABCMB: Read CABC minimum brightness (5F00h)	202
RDID1: Read ID1 Value (DA00h)	203
RDID2: Read ID2 Value (DB00h)	204
RDID3: Read ID3 Value (DC00h)	205
7 SPECIFICATIONS	206
7.1 ABSOLUTE MAXIMUM RATINGS	206
7.2 DC CHARACTERISTICS	207
7.2.1 Basic Characteristics	-
7.2.2 MIPI Characteristics	
7.2.2.1 DC Characteristics for DSI LP Mode	209
7.2.2.2 DC Characteristics for DSI HS Mode	210
7.2.3 Current Consumption in Standby Mode and DSTB Mode	211
7.3 AC CHARACTERISTICS	
7.3.1 8-bit Serial Interface Characteristics	212
7.3.2 9-bit and 16-bit Serial Interface Characteristics	213
7.3.3 RGB Interface Characteristics	214
7.3.4 MIPI DSI Timing Characteristics	215
7.3.4.1 High Speed Mode	215
7.3.4.2 Low Power Mode	216
7.3.4.3 DSI Bursts	217
7.3.5 Reset Input Timing	219
8 REFERENCE APPLICATIONS	220
8.1 MICROPROCESSOR INTERFACE	220
8.2 CONNECTIONS WITH PANEL	223

5

Version 0.01



NT35512

REVISION HISTORY

Version	Contents	Prepared by	Checked by	Approved by	Date
0.00	Original	S W Luoh	Steven Chen	Dennis Kuo	2011/12/16
0.01	 Modify the range of VGMP/VGMN/VGSP/VGSN(P-8, 207) Add some description to define the lane status in ULPM or Deep Standby mode(P-12) Add the description for EXB2T(P-13) Remove SDUM0, SDUM3 pads(P-14) Modify the name from T_TE_R to T_DUMMY(P-17) Delete "T_DIOPWR"(P-17) Add 0x06 RDRED /0x07 RDGREEN / 0x08 RDBLUE command for RGB mode (P-69, 78, 157, 163~165) Add some description for 0x08(P-167) Add some description for 0x4F(P-192) Modify some description for 0x55(P-199~200) Delete I2C interface(P-7~9, 11, 13, 17, 18, 221) Modify RGB AC timing(P-214) 	Steven Chen		Dernis Kuo	2012/1/3
M	MATEK CONT	JSI	JR		

1/10/2012

Version 0.01

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

6



1 DESCRIPTION

1.1 Purpose of this Document

This document has been created to provide complete reference specifications for the NT35512. IC design engineers should refer to these specifications when designing ICs, test engineers when testing the compliance of manufactured ICs to guarantee their performance, and application engineers when helping customers to make sure they are using this IC properly.

1.2 General Description

The NT35512 device is a single-chip solution for a-Si TFT LCD that incorporates gate drivers and is capable of 480RGBx1024, 480RGBx864, 480RGBx854, 480RGBx800, 480RGBx720, 480RGBx640, 480RGBx360 and 480RGBx320 without internal CGRAM. It includes a timing controller with glass interface level-shifters and a glass power supply circuit.

The NT35512 supports MIPI Interface, 16/18/24 bits RGB interface, serial peripheral interfaces (SPI) interface.

The NT35512 is also able to make gamma correction settings separately for RGB dots to allow benign adjustments to panel characteristics, resulting in higher display qualities

This LSI is suitable for small or medium-sized portable mobile solutions requiring long-term driving capabilities, including bi-directional pagers, digital audio players, cellular phones and handheld PDA..

1/10/2012

7

Version 0.01



2 FEATURES

- Single chip WVGA a-Si TFT LCD Controller/driver without Display RAM.
- Display resolution option
 - 480RGB x 1024
 - 480RGB x 864
 - 480RGB x 854
 - 480RGB x 800
 - 480RGB x 720
 - 480RGB x 640
 - 480RGB x 360
 - 480RGB x 320
- Display mode (Color mode)
 - Full color mode: 16.7M-colors
 - Reduce color mode: 262K colors
 - Reduce color mode: 65K colors
 - Idle mode: 8 colors
- Interface
 - 8-bit, 9-bit and 16-bit serial peripheral interface
 - 16-/18-/24-bits RGB interface (DE mode and SYNC mode with polarity of HS/VS can be set by register)
 - MIPI Display Serial Interface (DSI V1.01 r11 and D-PHY V1.0, 1 clock and 1 or 2 data lane pairs)
- Display features
 - Individual gamma correction setting for RGB dots
 - Deep standby function
- On chip
 - VGHO/VGLO voltage generator for gate control signal and panel
 - Oscillator for display clock
 - Supports gate control signals to gate driver in the panel
 - On module color characteristics
 - On module checksums checking
 - Four GPO (General Purpose Output) pins for external control
 - Supply voltage range
 - I/O supply voltage range for VDDI to VSSI: 1.65V ~ 3.3V
 - Analog supply voltage range for VDDB/VDDA/VDDR to VSSB/VSSA/VSSR: 2.5V ~ 3.3V
 - MIPI regulator supply voltage range for VDDAM to VSSAM: 2.5V ~ 3.3V
- Output voltage levels
 - Positive gate driver voltage range for VGH: AVDD+VDDB ~ 2xAVDD AVEE
 - Negative gate driver voltage range for VGLX: AVEE+VCL ~ 2xAVEE-AVDD
 - Step-up 1 output voltage range for AVDD: 4.5 ~ 6.5V
 - Step-up 2 output voltage range for AVEE: -4.5 ~ -6.5V
 - Positive gamma high voltage range for VGMP: 3.0 ~ 6.1V (AVDD-0.5V)
 - Positive gamma low voltage range for VGSP: 0.0, 0.3 ~ 3.1V
 - Negative gamma high voltage range for VGMN: -3.0 ~ -6.1V (AVEE+0.5V)
 - Negative gamma low voltage range for VGSN: 0.0, -0.3 \sim -3.1V
 - Common electrode voltage range for VCOM: 0.0 ~ -3.5V (VCL+0.5V)
 - Panel voltage range for VRGH: 1.0V ~ 6.0V(AVDD-0.5V)

1/10/2012

8

Version 0.01



3 BLOCK DIAGRAM



1/10/2012

9

Version 0.01

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



4 PIN DESCRIPTION

4.1 Power Supply Pins

Symbol	Name	Description
VDDB	DC/DC Power	Power supply for DC/DC converter VDDB, VDDA and VDDR should be the same input voltage level
VDDA	Analog Power	Power supply for analog system VDDB, VDDA and VDDR should be the same input voltage level
VDDR	Regulator Power	Power supply for regulator system VDDB, VDDA and VDDR should be the same input voltage level
VDD_DET	Detection Power	Connect to VDDB/VDDA/VDDR for detection.
VDDAM	MIPI Power	Power supply for MIPI analog regulator system
VDDI	I/O Power	Power supply for interface system except MIPI interface
DVDD	Digital Voltage	Regulator output for logic system power (1.55V typical) Connect a capacitor for stabilization.
MVDDA MIPI Voltage Regulator output fo Connect a capacito If not use MIPI inter MVDDL MIPI Voltage Connect a capacito		Regulator output for internal MIPI analog system (1.5V typical) Connect a capacitor for stabilization. If not use MIPI interface, please open this pin.
		Regulator output for internal MIPI low power system (1.2V typical) Connect a capacitor for stabilization. If not use MIPI interface, please open this pin
VSSB	DC/DC GND	System ground for DC/DC converter
VSSA	Analog GND	System ground for analog system
VSSR	Regulator GND	System ground for regulator system
VSSAM	MIPI GND	System ground for internal MIPI analog system
VSSI	I/O GND	System ground for interface system except MIPI interface
DVSS	Digital GND	System ground for internal digital system
AVSS	Source OP GND	System ground for source OP system.
		MTP programming power supply pin (7.5 to 8.0V and 7.75V typical) Must be left open or connected to DVSS in normal condition.

1/10/2012

10

Version 0.01



4.2 CABC Control Pins

Symbol	I/O	Description
LEDON	0	This pin is connect to the external LED driver. It is a LED driver control signal which is used for turning ON/OFF the LED backlight. If not used, please open this pin.
LEDPWM	This pin is connect to the external LED driver.	

4.3 SPI Interface Pins

4.3 SPI Interface Pins				
Symbol	I/O	Description		
CSX	I	Chip select input pin ("Low" enable) in SPI I/F. This pin is not used for MIPI, please connect to VDDLthis pin.		
SCL	Ι	SCL: A synchronous clock signal in SPI I/F. This pin is not used for MIPI I/F, please connect to VDDI this pin		
D/CX	I	Display data / command selection in 8-bit SPI I/F (4-pin SPI). D/CX = "0" : Command D/CX = "1" : Parameter This pin is not used for 9-bit/16-bit SPI,or MIPI I/F, please connect to VDDI this pin.		
SDI	I/O	SCL: Serial input signal in SPI I/F. The data is input on the rising/falling edge of the SCL signal. This pin is not used for MIPI I/F, please connect to VSSI this pin		
SDO	0	Serial output signal in SPI I/F. The data is output on the rising/falling edge of the SCL signal. If the host places the SDI line into high-impedance state during the read interval, the SDI and SDO can be tied together. This pin is not used for MIPI I/F, please open this pin.		

N

NOTE: "1" = VDDI level, "0" = VSSI level.

4.4 RGB Interface Pins

Symbol	I/O	Description	
PCLK	I	Pixel clock signal in RGB I/F. This pin is not used for MIPI I/F, please connect to VSSI this pin.	
VS	I	Vertical sync. Signal in RGB I/F. This pin is not used for MIPI I/F, please connect to VSSI this pin.	
HS	Ι	Horizontal sync. Signal in RGB I/F. This pin is not used for MIPI I/F, please connect to VSSI this pin.	
DE	I	Data enable signal in RGB I/F mode 1. This pin is not used for RGB mode 2 or MIPI I/F, please connect to VSSI this pin.	
D[23:0]	I/O	24-bit input data bus for RGB I/F. For RGB I/F: 16-bit/pixel: D[20:16]=R[4:0], D[13:8]=G[5:0] and D[4:0]=B[4:0], connect unused pins to VSSI 18-bit/pixel: D[21:16]=R[5:0], D[13:8]=G[5:0] and D[5:0]=B[5:0], connect unused pins to VSSI 24-bit/pixel: D[23:16]=R[7:0], D[15:8]=G[7:0] and D[7:0]=B[7:0] These pins are not used for MIPI I/F, please connect to VSSI these pins.	

1/10/2012

Version 0.01



4.5 MIPI Interface Pins

Symbol	I/O	Description		
HSSI_CLK_P HSSI_CLK_N	I	 -These pins are DSI-CLK+/- differential clock signals if MIPI interface is used. -HSSI_CLK_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohm. -If not used, please connect these pins to VSSAM. -When Driver IC enter to ULPM or Deep Standby Mode, please keep these pin to low. 		
HSSI_D0_P HSSI_D0_N	I/O	-These pins are DSI-D0+/- differential data signals if MIPI interface is used. -HSSI_D0_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohm. -If not used, please connect these pins to VSSAM. -When Driver IC enter to ULPM or Deep Standby Mode, please keep these pin to low.		
HSSI_D1_P HSSI_D1_N	Ι	-These pins are DSI-D1+/- differential data signals if MIPI interface is used. -HSSI_D1_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohm. -If not used, please connect these pins to VSSAM. -When Driver IC enter to ULPM or Deep Standby Mode, please keep these pin to low.		
ERR	0	CRC and ECC error output pin for MIPI interface. This pin is output low when it is not activated. When this pin is activated, it output high if CRC/ECC error found. If not used, please open this pin.		
LANSEL	ı n ƙ	Input pin to select 1 data lane or 2 data lanes in MIPI interface. LANSEL Data Lane of MIPI 0 1 data lane 1 2 data lanes If not used, please connect to VSSI.		
		Input pin to select HSSI_D0/D1 data lane sequence and polarity in high speed interface only. Pin Name HSSI_D0_P HSSI_D0_N HSSI_CLK_P HSSI_CLK_N HSSI_D1_P HSSI_D1_N		
	Ø U	DSWAP=0 DSI-D0+ DSI-D0- DSI-CLK+ DSI-CLK- DSI-D1+ DSI-D1-		
DSWAP	Ι	Input DSWAP=0 DSI-D0- DSI-D0+ DSI-CLK- DSI-CLK+ DSI-D1- DSI-D1+		
PSWAP		MIP SWAP=1 Signal DSWAP=1 PSWAP=0 DSI-D1+ DSI-D1- DSI-CLK+ DSI-CLK- DSI-D0+ DSI-D0-		
		DSWAP=1 PSWAP=1 DSI-D1- DSI-D1+ DSI-CLK- DSI-CLK+ DSI-D0- DSI-D0+		
		If not used, please connect to VSSI.		

12

Version 0.01



4.6	Interface	Logic	Pins	

Symbol	I/O	Description		
RESX	I	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.		
		Interface type selection. The connections of IM[3:0] which not shown in table are invalid		
		IM[3:0] Display Data	Command	
		1001 RGB I/F, D[23:0]	8-bit SPI (SCL rising edge trigger), SDI/SDO	
		1010 RGB I/F, D[23:0]	9-bit SPI (SCL rising edge trigger), SDI/SDO	
IM[3:0]	Ι	0011 RGB I/F, D[23:0]	16-bit SPI (SCL rising edge trigger), SDI/SDO	
		1011 RGB I/F, D[23:0]	16-bit SPI (SCL falling edge trigger), SDI/SDO	
		HSSI_D0_P/N, HSSI_D1_P/N	HSSI_D0_P/N, HSSI_D1_P/N	
GPO[3:0]	0	General purpose output pins. The output volta	ge swing is VDDI to VSSI.	
		If not used, please open these pins.		
VGSW[3:0]	I	Input pin to select the different application.		
		Input pin to select the external AVDD DC/DC		
EVELT		EXBIT AVDD Voltag		
EXB1T	I	0 Use internal DC/DC		
		I Use external DC/DC If not used, please connect to VSSI.	TOT AVDD	
		Input pin to select the external AVEE DC/DC v	oltage	
	1 🔊	EXB2T AVEE Voltac		
EXB2T		0 Use internal DC/DC		
()		1 Use external DC/DC	for AVEE	
		If not used, please connect to VSSI.		
	1	Input pin to select the voltage sequence of V0	~ V255.	
NBWSEL		NBWSEL V0 ~ V255 voltage s	sequence	
NBWSEL I $V_{(00h)}>V_{(01h)}>>V_{(FEh)}>V_{(FFh)}$ (Normally White)				
1 $V_{(00h)} < V_{(01h)} < \dots < V_{(FEh)} < V_{(FFh)}$ (Normally Black)			(Normally Black)	

NOTE: "1" = VDDI level, "0" = VSSI level.

1/10/2012

Version 0.01



4.7 Driver Output Pins

Symbol	I/O	Description					
S1 ~ S1440	0	Pixel electrode driving output.					
GOUT1 ~ GOUT32	0	ate control signals for panel. e swing voltage level is VGHO to VGLO					
SDUM1, SDUM2	0	ummy Source, leave it Open if not used					
VGHO	0	High voltage level for gate control signals and gate circuit of panel.					
VGLO	0	Low voltage level for gate control signals and gate circuit of panel.					
LVGL	0	Low voltage level for gate circuit of panel.					
VCOM	0	Regulator output for common voltage of panel. Connect a capacitor for stabilization.					
NONA							

1/10/2012

14

Version 0.01



4.8 DC/DC Converter Pins

Symbol	I/O	Description
AVDD	0	Output voltage from step-up circuit 1, generated from VDDB. Connect a capacitor for stabilization.
AVEE	0	Output voltage from step-up circuit 2, generated from VDDB. Connect a capacitor for stabilization.
VCL	0	Output voltage from step-up circuit 3, generated from VDDB. Connect a capacitor for stabilization.
VGH	0	Output voltage from step-up circuit 4. Connect a capacitor for stabilization.
VGLX	0	Output voltage from step-up circuit 5. Connect a capacitor for stabilization.
VGL	I	Substrate voltage for driver IC. Please connect VGL to VGLX.
C11P, C11N C12P, C12N C13P, C13N C14P, C14N	0	Capacitor connection pins for the step-up circuit which generate AVDD. Connect capacitor as requirement. When not in used, please open these pins.
C21P, C21N C22P, C22N C23P, C23N C24P, C24N	0	Capacitor connection pins for the step-up circuit which generate AVEE. Connect capacitor as requirement. When not in used, please open these pins.
C31P, C31N C32P, C32N	0	Capacitor connection pins for the step-up circuit which generate VCL. Connect capacitor as requirement.
C41P, C41N	0	Capacitor connection pins for the step-up circuit which generate VGH. Connect capacitor as requirement.
C51P, C51N	0	Capacitor connection pins for the step-up circuit which generate VGLX. Connect capacitor as requirement.
VRGH	0	Output voltage generated from AVDD. Connect a capacitor for stabilization. When not in use, please open this pin.
VGL_REG	0	Output voltage generated from VGLX. LDO output used for panel voltage. Connect a capacitor for stabilization. When not in use, please open this pin.
EXTP	0	PFM1 control output for DC/DC converter to generate AVDD. Connect to gate of external NMOS device. When not in use, please open this pin.
EXTN	0	PFM2 control output for DC/DC converter to generate AVEE. Connect to gate of external PMOS device. When not in use, please open this pin.
CSP	I	Current sensing input for PFM1 DC/DC converter (generate AVDD). When not in use, please connect to VSSB.
CSN	I	Current sensing input for PFM2 DC/DC converter (generate AVEE). When not in use, please connect to VSSB.
VREF_PWR	0	Regulator output for power voltage. Connect a capacitor for stabilization.
VREFCP	Ο	Reference voltage for internal voltage generating circuit. Connect capacitor for stabilization.

1/10/2012

Version 0.01



Symbol	I/O	Description
VGMP	0	Output voltage generated from AVDD. LDO output for positive gamma high voltage generator.
VGSP	0	Output voltage generated from AVDD. LDO output for positive gamma low voltage generator.
VGMN	0	Output voltage generated from AVEE. LDO output for negative gamma high voltage generator.
VGSN	0	Output voltage generated from AVEE. LDO output for negative gamma low voltage generator.
NON		TEK CONFIDENTIAL

1/10/2012

16

Version 0.01



4.9 Test Pins

Symbol	I/O	Description		
PADA1 PADA2 PADA3 PADA4 PADB1 PADB2 PADB3 PADB4	I/O	 These test pins for chip attachment detection. PADA1 to PADA4 are output pins and PADB1 to PADB4 are input pins. For normal operation: Connect PADA1 and PADB1 together by ITO trace. Connect PADA2 and PADB2 together by ITO trace. Connect PADA3 and PADB3 together by ITO trace. Connect PADA4 and PADB4 together by ITO trace. 		
CONTACT1A, CONTACT1B, CONTACT2A, CONTACT2B	I/O	- Test pin, for test bonding quality. IC internal will connect CONTACT1A with CONTACT1B, CONTACT2A with CONTACT2B		
T_RDX		Test pin, not accessible to user. Must be connected to VDD		
T_RGBBP	Ι	Test pin, not accessible to user. Must be connected to VSSI or VDDI.		
T_VSEL	I	Test pin, not accessible to user. Must be connected to VSSI or VDDI.		
T_DSTB_SEL	Ι	est pin, not accessible to user. Must be connected to VSSI or VDDI		
I2C_SA0	Ι	Test pin, not accessible to user. Must be connected to VSSI or VDDI		
T_TE_L T_DUMMY	0	Test pin, not accessible to user. Must be left open.		
T_KBBC	0	Test pin, not accessible to user. Must be left open.		
TEST0~7	I/O	Test pin, not accessible to user. Must be left open.		
OSC_TEST	1/0	/O Test pin, not accessible to user, Must left open		
VDDI_OPT1~2	0	Use them to fix the electrical potentials of unused interface pins and fixed pins. When not in use, leave it open.		
VSSI_OPT1	0	Use them to fix the electrical potentials of unused interface pins and fixed pins. When not in use, leave it open.		
VSSIDUM0~106	0	-These pins are dummy with VSSI potential (not have any function inside). -Signal traces can't pass through on glass under these pads.		

17



5 FUNCTIONAL DESCRIPTION

5.1 MPU Interface

NT35512 can interface with MPU at high speed. However, if the interface cycle time is faster than the limit, MPU needs to have dummy wait(s) to meet the cycle time limit.

5.1.1 Interface Type Selection

The selection of a given interfaces are done by setting IM3, IM2, IM1 and IM0 pins as show in Table 5.1.1

Table 5.1.1	Interface	Tyno	Selection
14010 3.1.1	menace	rype	Selection

IM3	IM2	IM1	IMO	Display Data	Register
1	0	0	1	RGB interface, D[23:0]	8-bit SPI, SDI/SDO serial data, SCL rising trigger
1	0	1	0	RGB interface, D[23:0]	9-bit SPI, SDI/SDO serial data, SCL rising trigger
0	0	1	1	RGB interface, D[23:0]	16-bit SPI, SDI/SDO serial data, SCL rising trigger
1	0	1	1	RGB interface, D[23:0]	16-bit SPI, SDI/SDO serial data, SCL falling trigger
0	1	0	1	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N	MIPI DSI, HSSI_D0_P/N, HSSI_D1_P/N

Note: "X" = Don't care.

1/10/2012

18

Version 0.01



5.1.2 8-Bit and 9-Bit Serial Interface

The 4-pin SPI (8-bit) and 3-pin SPI (9-bit) selection of a given interfaces are done by setting IM3, IM2, IM1 and IM0 pins

The 3-pin SPI (9-bit format) use CSX (chip select), SCL (serial clock) and SDI/SDO (serial data input/output). The 4-pin SPI (8-bit format) use CSX (chip select), D/CX (data/command select), SCL (serial clock) and SDI/SDO (serial data input/output). Serial clock (SCL) is used for interface with MPU only, so it can be stopped when no communication is necessary. If the host places the SDI line into high-impedance state during the read intervals, then the SDI and SDO can be tied together.

5.1.2.1 Write Mode

The write mode of the interface means the micro controller writes commands and data to the NT35512. 3-Pin serial data packet contains a control bit D/CX and a transmission byte and in 4-pin serial case, data packet contains just transmission byte and control bit D/CX is transferred by D/CX pin. If D/CX is low, the transmission byte is interpreted as command byte. If D/CX is high, the transmission byte is stored in command register as parameter.

Any instruction can be sent in any order to the NT35512. The MSB is transmitted first. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDI/SDO data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.

3-Line Serial Data Stream Format Transmission byte (TB) may be a Command or a Data MSB D/CX D7 D6 D5 D4 D3 D2 D1 D0	
4-Line Serial Data Stream Format Transmission byte (TB) may be a Command or a Data	
MSBLSB	
D7 D6 D5 D4 D3 D2 D1 D0	
TB TB	

1/10/2012

19

Version 0.01



When CSX is high, SCL clock is ignored. During the high time of CSX the serial interface is initialized. At the falling CSX edge, SCL can be high or low (see below figure). SDI/SDO is sampled at the rising edge of SCL. D/CX indicates, whether the byte is command code (D/CX=0) or parameter (D/CX=1). It is sampled when first rising SCL edge (3-line serial interface) or 8th rising SCLK edge (4-line serial interface). If CSX stays low after the last bit of command/data byte, the serial interface expects the D/CX bit (3-line serial interface) or D7 (4-line serial interface) of the next byte at the next rising edge of SCL.



1/10/2012

20

Version 0.01



5.1.2.2 Read Mode

The read mode of the interface means that the micro controller reads register value from the NT35512. To do so the micro controller first has to send a command (Read ID or Read Register command) and then the following byte is transmitted in the opposite direction. After that CSX is required to go high before a new command is send. The NT35512 samples the SDI (input data) at the rising edges, but shifts SDO (output data) at the falling SCL edges. Thus the micro controller is supported to read data at the rising SCL edges. After the read status command has been sent, the SDO line must be set to tri-state no later than at the falling SCL edge of the last bit.



1/10/2012

21

Version 0.01



5.1.3 16-bit Serial Interface

The selection of this interface is done by IM3, IM2, IM1 and IM0.

The serial interface can select IM3 = 0 or 1 to decide the trigger edge of serial clock (SCL) is rising edge or falling edge. The serial interface is used to communication between the micro controller and the LCD driver chip. It contains CSX (chip select), SCL (serial clock), SDI (serial data input) and SDO (serial data output). Serial clock (SCL) is used for interface with MPU only, so it can be stopped when no communication is necessary. If the host places the SDI line into high-impedance state during the read intervals, then the SDI and SDO can be tied together.

5.1.3.1 Write Mode

The write mode of the interface means the micro controller writes commands and data to the NT35512. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDI data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.

When CSX is high, SCL clock is ignored. During the high time of CSX the serial interface is initialized. At the falling CSX edge, SCL can be high or low (see *Fig. 5.1.1*). SDI/SDO are sampled at the rising edge of SCL. R/W indicates, whether the byte is read command (R/W = '1') or write command (R/W = '0). It is sampled when first rising SCL edge. If CSX stays low after the last bit of command/data byte, the serial interface expects the R/W bit of the next byte at the next rising edge of SCL.

1/10/2012

22

Version 0.01



NT35512



Fig. 5.1.1 Serial bus protocol for register write mode

1/10/2012

23

Version 0.01



5.1.2.2 Read Mode

The read mode of the interface means that the micro controller reads register value from the NT35512. To do so the micro controller first has to send a command and then the following byte is transmitted in the opposite direction. After that CSX is required to go high before a new command is send (see *Fig. 5.1.2*). The NT35512 samples the SDI (input data) at the rising edges, but shifts SDO (output data) at the falling SCL edges. Thus the micro controller is supported to read data at the rising SCL edges. After the read status command has been sent, the SDI line must be set to tri-state no later than at the falling SCL edge of the last bit. It doesn't need any dummy clock when execute the command data read.

1/10/2012

24

Version 0.01



NT35512



Fig. 5.1.2 Serial bus protocol for register read mode

1/10/2012

25

Version 0.01



5.2 MIPI Interface

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.

Typically, a peripheral is capable of Command Mode operation or Video Mode operation. Some Video Mode display modules also include a simplified form of Command Mode operation in which the display module may refresh its screen from a reduced-size, or partial, frame buffer, and the interface (DSI) to the host processor may be shut down to reduce power consumption.

Command Mode refers to operation in which transactions primarily take the form of sending commands to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers and a frame buffer. Systems using Command Mode write to, and read from, the registers. The host processor indirectly controls activity at the peripheral by sending commands, parameters to the display controller. The host processor can also read display module status information. Command Mode operation requires a bidirectional interface.

Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. Some Video Mode architectures may include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to be shut down to reduce power consumption. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

N D	Lane Pair	MCU (Master) Display Module (Slave)
A	Clock Lane	Unidirectional Lane Clock Only
	CIUCK Lalle	 Elock Only Escape Mode(ULPS Only)
	Data Lane 0	Bi-directional Lane Forward High-Speed Bi-directional Escape Mode Bi-directional LPDT
	Data Lane 1	Unidirectional Lane Forward High-Speed Escape Mode (ULPM only) No LPDT

1/10/2012

Configuration:

26

Version 0.01



5.2.1 Display Module Pin Configuration for DSI



1/10/2012

27

Version 0.01

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



5.2.2 Display Serial Interface (DSI)

5.2.2.1 General Description

Communication sequences between the MCU and the display module are described on chapter "5.3.2.3.3 Communication Sequences".

The communication can be separated 2 different levels between the MCU and the display module:

- Low level communication what is done on the interface level
- High level communication what is done on the packet level

5.2.2.2 Interface Level Communication

5.2.2.2.1 GENERAL

The display module uses data and clock lane differential pairs for DSI (DSI-1M). Both differential lane pairs can be driven Low Power (LP) or High Speed (HS) mode.

Low Power mode means that each line of the differential pair is used in single end mode and a differential receiver is disable (A termination resistor of the receiver is disable) and it can be driven into a low power mode.

High Speed mode means that differential pairs (The termination resistor of the receiver is enable) are not used in the single end mode. There are used different modes and protocol in each mode when there is wanted to transfer information from the MCU to the display module and vice versa.

The State Codes of the High Speed (HS) and Low Power (LP) lane pair are defined below.

Lane Pair	Line DC Voltage Levels		High Speed(HS)	Low-Power(LP)				
State Code	Dn+ -line	Dnline	Burst Mode	Control Mode	Escape Mode			
HS-0	Low (HS)	High (HS)	Differential-0	Note 1	Note 1			
HS-1	High (HS)	Low (HS)	Differential-1	Note 1	Note 1			
LP-00	Low (LP)	Low (LP)	Not Defined	Bridge	Space			
LP-01	Low (LP)	High (LP)	Not Defined	HS-Request	Mark-0			
LP-10	High (LP)	Low (LP)	Not Defined	LP-Request	Mark-1			
LP-11	High (LP)	High (LP)	Not Defined	Stop	Note 2			
NOTES	210							

NOTES:

- 1. Low-Power Receivers (LP-Rx) of the lane pair are checking the LP-00 state code, when the Lane Pair is in the High Speed (HS) mode.
- 2. If Low-Power Receivers (LP-Rx) of the lane pair recognizes LP-11 state code, the lane pair returns to LP-11 of the Control Mode.

Version 0.01



5.2.2.2 DSI-CLK LANES

DSI-CLK+/- lanes can be driven into three different power modes: Low Power Mode (LPM), Ultra Low Power Mode (ULPM) or High Speed Clock Mode (HSCM). Clock lanes are in a single end mode (LP = Low Power) when there is entering or leaving Low Power Mode (LPM) or Ultra Low Power Mode (ULPM). Clock lanes are in the single end mode (LP = Low Power) when there is entering in or leaving out High Speed Clock Mode (HSCM). These entering and leaving protocols are using clock lanes in the single end mode to generate an entering or leaving sequences.

The principle flow chart of the different clock lanes power modes is illustrated below.





1/10/2012

29

Version 0.01



5.2.2.2.1 LOW POWER MODE (LPM)

DSI-CLK+/- lanes can be driven to the Low Power Mode (LPM), when DSI-CLK lanes are entering LP-11 State Code, in three different ways:

- 1) After SW Reset, HW Reset or Power On Sequence =>LP-11
- After DSI-CLK+/- lanes are leaving Ultra Low Power Mode (ULPM, LP-00 State Code) =>LP-10 =>LP-11 (LPM). This sequence is illustrated below.



From High Speed Clock Mode (HSCM) to LPM

1/10/2012

30

Version 0.01





All Three Mode Change to LPM on the Flow Chart

1/10/2012

31

Version 0.01



5.2.2.2.2 ULTRA LOW POWER MODE (ULPM)

DSI-CLK+/- lanes can be driven to the Ultra Low power Mode (ULPM), when DSI-CLK lanes are entering LP-00 State Code. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-10 =>LP-00 (ULPM). This sequence is illustrated below.



1/10/2012

32

Version 0.01



5.2.2.2.3 HIGH SPEED CLOCK MODE (HSCM)

DSI-CLK+/- lanes can be driven to the High Speed Clock Mode (HSCM), when DSI-CLK lanes are starting to work between HS-0 and HS-1 State Codes. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) =>LP-01 =>LP-00 =>HS-0 =>HS-0/1 (HSCM). This sequence is illustrated below.



1/10/2012

33

Version 0.01



The high speed clock (DSI-CLK+/-) is started before high speed data is sent via DSI-Dn+/- lanes. The high speed clock continues clocking after the high speed data sending has been stopped.



1/10/2012

34

Version 0.01

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



5.2.2.3 DSI-DATA LANES

5.2.2.2.3.1 GENERAL

DSI-D0+/- Data Lanes can be driven in different modes which are:

- Escape Mode
- High-Speed Data Transmission
- Bus Turnaround Request

These modes and their entering codes are defined on the following table.

Mode	Entering Mode Sequence	Leaving Mode Sequence
Escape Mode	LP-11=>LP-10=>LP-00=>LP-01=>LP-00	LP-00=>LP-10=>LP-11(Mark-1)
High-Speed Data Transmission	LP-11=>LP-01=>LP-00=>HS-0	(HS-0 or HS-1) =>LP-11
Bus Turnaround Request	LP-11=>LP-10=>LP-00=>LP-10=>LP-00	High-Z

Notes:

1. DSI-D0+/- data lanes are used.

2. More information on section "Bus Turnaround (BTA)"

5.2.2.3.2 ESCAPE MODES

Data lanes (DSI-D0+/-) can be used in different Escape Modes when data lanes are in Low Power (LP) mode.

These Escape Modes are used to:

- Send "Low-Power Data Transmission" (LPDT) e.g. from the MCU to the display module
- Drive data lanes to "Ultra-Low Power State" (ULPS)
- Indicate "Remote Application Reset" (RAR), which is reset the display module
- Indicate "Tearing Effect" (TEE), which is used for a TE trigger event from the display module to the MCU
- Indicate "Acknowledge" (ACK), which is used for a non-error event from the display module to the MCU
- The basic sequence of the Escape Mode is as follow

Start: LP-11

- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Escape Command (EC), which is coded, when one of the data lanes is changing from low-to-high-to-low then this changed data lane is presenting a value of the current data bit (DSI-D0+ = 1, DSI-D0- = 0) e.g. when DSI-D0- is changing from low-to-high-to-low, the receiver is latching a data bit, which value is logical 0. The receiver is using this low-to-high-to-low transition for its internal clock.
- A load if it is needed
- Exit Escape (Mark-1) LP-00 =>LP-10 =>LP-11
- End: LP-11

This basic construction is illustrated below:



General Escape Mode Sequence

1/10/2012

35

Version 0.01



The number of the different Escape Commands (EC) is eight. These eight different escape commands (EC) can be divided 2 different groups: Mode or Trigger. The MCU is informing to the display module that it is controlling data lanes (DSI-D0+/-) with the mode e.g. The MCU can inform to the display module that it can put data lanes in the low power mode. The MCU is waiting from the display module event information, which has been set by the MCU, with the trigger e.g. when the display module reaches a new V-synch, the display module sent to the MCU a TE trigger (TEE), if the MCU has been requested it.

Escape commands are defined on the next table.

This basic construction is illustrated below:

Escape Command	Command Type Mode/Trigger	Entry Command Pattern (First Bit => Last Bit Transmitted)	Dn	D0
Low-Power Data Transmission	Mode	1110 0001 _{bin}	n	Х
Ultra-Low Power Mode	Mode	0001 1110 _{bin}	X	Х
Underfined-1, Note 1	Mode	1001 1111 _{bin}		-
Underfined-2, Note 1	Mode	1101 1110 _{bin}		-
Remote Application Reset	Trigger	0110 0010 _{bin}	U _	Х
Tearing Effect	Trigger	0101 1101 _{bin}	-	Х
Acknowledge	Trigger	0010 0001 _{bin}	-	Х
Unknow-5, Note 1	Trigger 🔨	1010 0000 _{bin}	-	-

Notes:

1. This Escape command support has not been implemented on the display module

2. n=1.

- 3. "X"=Supported
- 4. "-"=Not Supported
- 5. Tearing Effect Trigger can not be used in MIPI Video mode

1/10/2012

36

Version 0.01


Low-Power Data Transmission (LPDT)

The MCU can send data to the display module in Low-Power Data Transmission (LPDT) mode when data lanes are entering in Escape Mode and Low-Power Data Transmission (LPDT) command has been sent to the display module. The display module is also using the same sequence when it is sending data to the MCU.

The Low Power Data Transmission (LPDT) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- · Low-Power Data Transmission (LPDT) command in Escape Mode: 1110 0001 (First to Last bit)
- · Load (Data):
 - One or more bytes (8 bit)
 - Data lanes are in pause mode when data lanes are stopped (Both lanes are low) between bytes
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Note : Load (Data) is presenting that the first bit is logical '1' in this example

Low-Power Data Transmission (LPDT)



1/10/2012

37

Version 0.01

DSI-D0+

DSI-D0-

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



Ultra-Low Power State (ULPS)

The MCU can force data lanes in Ultra-Low Power State (ULPS) mode when data lanes are entering in Escape Mode.

The Ultra-Low Power State (ULPS) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Ultra-Low Power State (ULPS) command in Escape Mode: 0001 1110 (First to Last bit)
- Ultra-Low Power State (ULPS) when the MCU is keeping data lanes low
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Ultra-Low Power State (ULPS)

1/10/2012

38

Version 0.01



Remote Application Reset (RAR)

The MCU can inform to the display module that it should be reset in Remote Application Reset (RAR) trigger when data lanes are entering in Escape Mode.

The Remote Application Reset (RAR) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Remote Application Reset (RAR) command in Escape Mode: 0110 0010 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Remote Application Reset (RAR)

1/10/2012

39

Version 0.01



Tearing Effect (TEE)

The display module can inform to the MCU when a tearing effect event (New V-synch) has been happen on the display module by Tearing Effect (TEE).

The Tearing Effect (TEE) is using a following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Tearing Effect (TEE) trigger in Escape Mode: 0101 1101 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Tearing Effect (TEE)

Note: Tearing Effect (TEE) can not be used in MIPI Video Mode

1/10/2012

40

Version 0.01



Acknowledge (ACK)

The display module can inform to the MCU when an error has not recognized on it by Acknowledge (ACK).

- The Acknowledge (ACK) is using a following sequence:
- Start: LP-11
- Escape Mode Entry (EME): LP-11 =>LP-10 =>LP-00 =>LP-01 =>LP-00
- Acknowledge (ACK) command in Escape Mode: 0010 0001 (First to Last bit)
- Mark-1: LP-00 =>LP-10 =>LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:



Acknowledge (ACK)

1/10/2012

41

Version 0.01



5.2.2.2.3.3 HIGH SPEED DATA TRANSMISSION (HSDT)

Entering High-Speed Data Transmission (T_{SOT} of HSDT)

The display module is entering High-Speed Data Transmission (HSDT) when Clock lanes DSI-CLK+/- have already been entered in the High-Speed Clock Mode (HSCM) by the MCU. See more information on chapter "5.3.2.2.3 High-Speed Clock Mode (HSCM)".

Data lanes of the display module are entering (T_{SOT}) in the High-Speed Data Transmission (HSDT) as follows • Start: LP-11

- HS-Request: LP-01
- HS-Settle: LP-00 => HS-0 (Rx: Lane Termination Enable)
- Rx Synchronization: 011101 (Tx (= MCU) Synchronization: 0001 1101)
- End: High-Speed Data Transmission (HSDT) Ready to receive High-Speed Data Load

This same entering High-Speed Data Transmission (T_{SOT} of HSDT) sequence is illustrated below



1/10/2012

42

Version 0.01



Leaving High-Speed Data Transmission (T_{EOT} of HSDT)

The display module is leaving the High-Speed Data Transmission (T_{EOT} of HSDT) when Clock lanes DSI-CLK+/are in the High-Speed Clock Mode (HSCM) by the MCU and this HSCM is kept until data lanes are in LP-11 mode. See more information on chapter "5.3.2.2.2.3 High-Speed Clock Mode (HSCM)".

Data lanes of the display module are leaving from the High-Speed Data Transmission (T_{EOT} of HSDT) as follows • Start: High-Speed Data Transmission (HSDT)

- Stops High-Speed Data Transmission
 - MCU changes to HS-1, if the last load bit is HS-0
 - MCU changes to HS-0, if the last load bit is HS-1
- End: LP-11 (Rx: Lane Termination Disable)

This same leaving High-Speed Data Transmission (T_{EOT} of HSDT) sequence is illustrated below



1/10/2012

43

Version 0.01



Burst of the High-Speed Data Transmission (HSDT)

The burst of the high-speed data transmission (HSDT) can consist of one data packet or several data packets. These data packets can be Long (LPa) or Short (SPa) packets. These packets are defined on chapter "5.1.9.2.3.1 Short Packet (SPa) and Long Packet (LPa) Structures".

These different burst of the High-Speed Data Transmission (HSDT) cases are illustrated for reference purposes below.



1/10/2012

44

Version 0.01



Bus Turnaround (BTA)

The MCU or display module, which is controlling DSI-D0+/- Data Lanes, can start a bus turnaround procedure when it wants information from a receiver, which can be the MCU or display module.

The MCU or display module are using the same sequence when this bus turnaround procedure is used. This sequence is described for reference purposes, when the MCU wants to do the bus turnaround procedure to the display module, as follow.

- Start (MCU):LP-11
- Turnaround Request (MCU): LP-11 \rightarrow LP-10 \rightarrow LP-00 \rightarrow LP-10 \rightarrow LP-00
- The MCU wait until the display module is starting to control DSI-D0+/- data lanes and the MCU stop to control DSI-D0+/- data lanes (=High-Z)
- The display module changes to the stop mode: LP-00 \rightarrow LP-10 \rightarrow LP-11

The same bus turnaround .procedure (From the MCU to the display module) is illustrated below.



Bus Turnaround Procedure

MCU and the display module terms are switched on above figure, if the Bus Turnaround (BTA) is from the display module to the MCU.

1/10/2012

45

Version 0.01



5.2.2.3 Packet Level Communication

5.2.2.3.1 SHORT PACKET (SPA) AND LONE PACKET (LPA) STRUCTURE

Short Packet (SPa) and Long Packet (LPa) are always used when data transmission is done in Low Power Data Transmission (LPDT) or High-Speed Data Transmission (HSDT) modes.

- The lengths of the packets are
- Short Packet (SPa): 4 bytes
- Long Packet (LPa): From 6 to 65,541 bytes

The type (SPa or LPa) of the packet can be recognized from their package headers (PH).



Long Packet (LPa) Structure

Note:

Short Packet (SPa) Structure and Long Packet (LPa) Structure are presenting a single packet sending (= Includes LP-11, SoT and EoT for each packet sendings).

The other possibility is that there is not needed SoT, EoT and LP-11 between packets if packets have sent in multiple packet format e.g.

- * LP-11 =>SoT =>SPa =>SPa =>SPa =>EoT =>LP-11
- * LP-11 =>SoT =>LPa =>LPa =>LPa =>EoT =>LP-11

1/10/2012

46

Version 0.01



5.2.2.3.1.1 BIT ORDER OF THE BYTE ON PACKETS

The bit order of the byte, what is used on packets, is that the Least Significant Bit (LSB) of the byte is sent in the first and the Most Significant Bit (MSB) of the byte is sent in the last.

This same order is illustrated for reference purposes below.



Bit Order of the Byte on Packets

5.2.2.3.1.2 BIT ORDER OF THE MULTIPLE BYTE INFORMATION ON PACKETS

Byte order of the multiple bytes information, what is used on packets, is that the Least Significant (LS) Byte of the information is sent in the first and the Most Significant (MS) Byte of the information is sent in the last e.g. Word Count (WC) consists of 2 bytes (16 bits) when the LS byte is sent in the first and the MS byte is sent in the last.

This same order is illustrated for reference purposes below.



Byte Order of the Multiple Byte on Packets

1/10/2012

47

Version 0.01



5.2.2.3.1.3 PACKET HEADER (PH)

The packet header is always consisting of 4 bytes. The content of these 4 bytes are different if it is used to Short Packet (SPa) or Long Packet (LPa).

Short Packet (SPa):

- 1st byte: Data Identification (DI) => Identification that this is Short Packet (SPa)
- 2nd and 3rd bytes: Packet Data (PD), Data 0 and 1
- 4th byte: Error Correction Code (ECC)

Packet Header(PH)



Packet Header (PH) on Long Packet (LPa)

1/10/2012

48

Version 0.01



Data Identification (DI)

Data Identification (DI) is a part of Packet Header (PH) and it consists of 2 parts:

• Virtual Channel (VC), 2 bits, DI[7...6]

• Data Type (DT), 6 bits, DI[5...0]

The Data Identification (DI) structure is illustrated on a table below.

Data Identification (DI) Structure

			Data Identif	fication (DI)			
Virtual Ch	annel (VC)			Data Ty	pe (DT)		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Data Identification (DI) is illustrated on Packet Header (PH) for reference purposes below.

													Pa	acł	ket	He	ad	er	(P	H)				25	<u> </u>	ſ	1		$\langle \rangle$		Ø	9
Í				[DI				W	C(L	east	t Sig	gnifi	can	nt By	/te)	W	C(N	lost	Sig	nific	cant	t By	te)				E	CC			P
I				29	hex							01	hex							00	nex							06	hex			
1	1	0												0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	
I	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7
	L S B												M S B	L S B		(((M S B	L S B	5	D					M S B			
F	D		<u></u>		Î							• •	•	C		h	ne	.//.			J											
		ata		ien	ju	ICa	NIC	'n) 0	R	пе	H	ac	kei		ead	Jei	(F	'D))											
	<u> </u>		ノ			6	5)	N		リ	U																		

1/10/2012

49

Version 0.01



Virtual Channel (VC)

Virtual Channel (VC) is a part of Data Identification (DI[7...6]) structure and it is used to address where a packet is wanted to send from the MCU.

Bits of the Virtual Channel (VC) are illustrated for reference purposes below.



Virtual Channel (VC) Configuration

Virtual Channel (VC) always 0 (D[7...6]=VC[1...0]000b) when the MCU is sending "End of Transmission Packet" to the display module. See section "End of Transmission Packet (EoTP)

This display module is not supporting the virtual channel selector for other device (1 to 3) when only possible virtual channel (VC[1...0]) is 00b for this display module.

1/10/2012

50

Version 0.01



Data Type (DT)

Data Type (DT) is a part of Data Identification (DI[5...0]) structure and it is used to define a type of the used data on a packet.

Bits of the Data Type (DT) are illustrated for reference purposes below.



1/10/2012

51

Version 0.01



This Data Type (DT) also defines what the used packet is: Short Packet (SPa) or Long Packet (LPa). Data Types (DT) are different from the MCU to the display module (or other devices) and vice versa. These Data Type (DT) are defined on tables below.

Data Type (DT) from MCU to the Display Module (or	Other Devices)
---	----------------

Data Type Hex	Data Type Binary	Description	Packet Size	Note
08h	00 1000	End of Transmission packet	Short	1
05h	00 0101	DCS WRITE, no parameters	Short	
15h	01 0101	DCS WRITE, 1 parameter	Short	
06h	00 0110	DCS READ, no parameters	Short	
37h	11 0111	Set Maximum Return Packet Size	Short 📢	
09h	00 1001	Null Packet, no data	Long	2
19h	01 1001	Blanking Packet, no data	Long	2
39h	11 1001	DCS Long Write/Write_LUT Command Packets 🚫 📗	Long	5
01h	00 0001	Sync Event, V Sync Start	Short	7
11h	01 0001	Sync Event, V Sync End	Short	7
21h	10 0001	Sync Event, H Sync Start	Short	7
31h	11 0001	Sync Event, H Sync End	Short	7
02h	00 0010	Color mode (CM) Off Command	Short	7
12h	01 0010	Color mode (CM) On Command	Short	7
22h	10 0010	Shut Down Peripheral Command	Short	7
32h	11 0010	Turn On Peripheral Command	Short	7
13h	01 0011	Generic Short Write, 1 parameter	Short	3,4,8
23h	10.0011	Generic Short Write, 2 parameter	Short	3,5,8
29h	10 1001	Generic Long Write	Long	3,8
14h	01 0100	Generic Read, 1 parameter	Short	3,4,8
OEh	00 1110 🌈	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long	7
1Eh	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long	7
2Eh	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long	7
3Eh	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long	7
Notes:	U -			

1. This can be used when the MCU wants to secure that there is the end of transmission in High Speed Data Transmission (HSDT) mode.

2. This can be used when the data lanes are wanted to keep in High Speed Data Transmission (HSDT) mode.

3. The receiver process packets with data type (Generic Write/Read) the same way as data type (DCS Write / Read).

4. Generic Write/Read with 1 parameter: Payload Bytes = Command + 00h.

5. Generic Write/Read with 2 parameter: Payload Bytes = Command + Parameter.

6. The receiver will ignore packets with data type that neither listed in table above nor in MIPI DSI spec.

52

Version 0.01



Data Type (DT) from the Display Module (or Other Devices) to the MCU

						From	n the Display Module (or Other Devices) to the MCl	J		
Hex	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Description	Short/Lng Packet	Abbreviation	Note
02h	0	0	0	0	1	0	Acknowledge with Error Report	Short	AwER	
1Ch	0	1	1	1	0	0	DCS Read Long Response	Long	DCSRR-L	
21h	1	0	0	0	0	1	DCS Read Short Response, 1 byte returned	Short	DCSRR1-S	
22h	1	0	0	0	1	0	DCS Read Short Response, 2 byte returned	Short	DCSRR2-S	
1Ah	0	1	1	0	1	0	Generic Read Long Response	Long	GENRR-L	Note
11h	0 1 0 0 1				0	1	Generic Read Short Response, 1 byte returned	Short	GENRR1-S	Note
12h						0	Generic Read Short Response, 2 byte returned	Short	GENRR2-S	Note

The receiver will ignore other Data Type (DT) if they are not defined on tables: "Data Type (DT) from the MCU to the Display Module (or Other Devices)" or " Data Type (DT) from the Display Module (or Other Devices) to the MCU".

1/10/2012

53

Version 0.01



Packet Data (PD) on the Short Packet (SPa)

Packet Data (PD) of the Short Packet (SPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Short Packet (SPa) is wanted to send.

The Word Count (WC) indicates the number of Bytes of Packet of Packet Data (PD) send after the Packet Header.

Packet Data (PD) of the Short Packet (SPa) consists of 2 data bytes: Data 0 and Data 1.

Packet Data (PD) sending order is that Data 0 is sent in the first and the Data 1 is sent in the last.

Bits of Data 1 are set to '0' if the information length is 1 byte.

Packet Data (PD) of the Short Packet (SPa), when the length of the information is 1 or 2 bytes are illustrated for reference purposes below, when Virtual Channel (VC) is 0.

Packet Data (PD) information:

• Data 0: 35hex (Display Command Set (DCS) with 1 Parameter => DI(Data Type (DT)) = 15hex

• Data 1: 01hex (DCS's parameter)



Packet Data (PD) for Short Packet (SPa), 2 Bytes Information

Packet Data (PD) information:

• Data 0: 10hex (DCS without parameter => DI(Data Type (DT)) = 05hex)

Data 1: 00hex (Null)

Packet Header (PH)

																															\sim
			D)							Dat	ta 0							Dat	a 1							EC	CC			
			05ł	ıex							10ł	ıex							00ł	nex							2C	hex			
1	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0
В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7
L S B							M S B	L S B	M														M S B	L S B							M S B
	Time																														

Packet Data (PD) for Short Packet (SPa), 1 Bytes Information

1/10/2012

Version 0.01



Word Count (WC) on the Long Packet (LPa)

Word Count (WC) of the Long Packet (LPa) is defined after Data Type (DT) of the Data Identification (DI) has indicated that Long Packet (LPa) is wanted to send.

Word Count (WC) indicates a number of the data bytes of the Packet Data (PD) what is wanted to send after Packet Header (PH) versus Packet Data (PD) of the Short Packet (SPa) is placed in the Packet Header (PH).

Word Count (WC) of the Long Packet (LPa) consists of 2 bytes.

These 2 bytes of the Word Count (WC) sending order is that the Least Significant (LS) Byte is sent in the first and the Most Significant (MS) Byte is sent in the last.

Word Count (WC) of the Long Packet (LPa) is illustrated for reference purposes below.



1/10/2012

55

Version 0.01



Error Correction Code (ECC)

Error Correction Code (ECC) is a part of Packet Header (PH) and its purpose is to identify an error or errors on the Packet Header (PH):

The ECC protects the following field"

- Short Packet (SPa): Data Identification (DI) byte (8 bits, D[0...7]), Packet Data (PD) bytes (16 bits, D[8...23]) and ECC(8 bits: P[0...7])
- Long Packet (LPa): Data Identification (DI) byte (8 bits, D[0...7]), Word Count (WC) bytes (16 bits: D[8...23]) and ECC (8 bits, P[0...7])

D[23...0] and P[7...0] are illustrated for reference purposes below.



D[23...0] and P[7...0] on the Long Packet (LPa)

Error Correction Code (ECC) can recognize one error or several errors and makes correction in one bit error case.

Version 0.01



Bits (P[7...0]) of the Error Correction Code (ECC) are defined, where the symbol ' $^{'}$ is presenting XOR function (Pn is '1' if there is odd number of '1's and Pn is '0' if there is even number of '1's), as follows. • P7 = 0

- P7 = 0 • P6 = 0
- P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
- P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
- P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23
- P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22
- P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23
- P0 = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23

P7 and P6 are set to '0' because Error Correction Code (ECC) is based on 64 bit value ([D63...0]), but this implementation is based on 24 bit value (D[23...0]). Therefore, there is only needed 6 bits (P[5...0]) for Error Correction Code (ECC).



1/10/2012

57

Version 0.01



The transmitter (The MCU or the Display Module) is sending data bits D[23...0] and Error Correction Code (ECC) P[7...0]. The receiver (The Display module or the MCU) is calculate an Internal Error Correction Code (IECC) and compares the received Error Correction Code (ECC) and the Internal Error Correction Code (IECC). This comparison is done when each power bit of ECC and IECC have been done XOR function. The result of this function is PO[7...0].

This functionality, where the transmitter is the MCU and the receiver is the display module, is illustrated for reference purposes below.



Internal XOR Calculation between ECC and IECC Values - Error

The received Error Correction Code (ECC) can be 00h when the Error Correction Code (ECC) functionality is not used for data values D[23...0] on the transmitter side.

1/10/2012

58

Version 0.01



The number of the errors (one or more) can be defined when the value of the PO[7...0] is compared to values on the following table.

Data Bit	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0	Hex	
D[0]	0	0	0	0	0	1	1	1	07h	
D[1]	0	0	0	0	1	0	1	1	0Bh	
D[2]	0	0	0	0	1	1	0	1	0Dh	
D[3]	0	0	0	0	1	1	1	0	0Eh	
D[4]	0	0	0	1	0	0	1	1	13h	
D[5]	0	0	0	1	0	1	0	1	15h	
D[6]	0	0	0	1	0	1	1	0	16h	
D[7]	0	0	0	1	1	0	0	1	19h	
D[8]	0	0	0	1	1	0	1	0	1Ah	1911212
D[9]	0	0	0	1	1	1	0	0	1Ch	
D[10]	0	0	1	0	0	0	1	1	23h	
D[11]	0	0	1	0	0	1	0	1	25h	
D[12]	0	0	1	0	0	1	1	0	26h	
D[13]	0	0	1	0	1	0	0	1	29h	
D[14]	0	0	1	0	1	0	1	0	2Ah	
D[15]	0	0	1	0	1	1	0	0	2Ch	
D[16]	0	0	1	1	0	0	0	1	3 1h	1 DE
D[17]	0	0	1	1	0	0	1	0	32h	2
D[18]	0	0	1	1	0	1	0	0	34h	
D[19]	0	0	1	1	1	0	0	0	38h	
D[20]	0	0	0	1	1	1	1	1	1Fh	
D[21]	0	0	1	0	1	1	1	1	2Fh	
D[22]	0	0	1	1	0	1	1	1	37h	
D[23]	0	0	1	1	1	0	1	1	3Bh	

One Bit Error Value of the Error Correction Code (ECC)

One error is detected if the value of the PO[7...0] is on : One Bit Error Value of the Error Correction Code (ECC) and the receiver can correct this one bit error because this found value also defines what is a location of the corrupt bit e.g.

• PO[7...0] = 0Eh

• The bit of the data (D[23...0]), what is not correct, is D[3]

More than one error is detected if the value of the PO[7...0] is not on: One Bit Error Value of the Error Correction Code (ECC) e.g. PO[7...0] = 0Ch.

Version 0.01



5.2.2.3.1.4 PACKET DATA (PD) ON THE LONG PACKET (LPa)

Packet Data (PD) of the Long Packet (LPa) is defined after Packet Header (PH) of the Long Packet (LPa). The number of the data bytes is defined on chapter "Word Count (WC) on the Long Packet (LPa)".

5.2.2.3.1.5 PACKET FOOTER (PF) ON THE LONG PACKET (LPa)

Packet Footer (PF) of the Long Packet (LPa) is defined after the Packet Data (PD) of the Long Packet (LPa). The Packet Footer (PF) is a checksum value what is calculated from the Packet Data of the Long Packet (LPa).

The checksum is using a 16-bit Cyclic Redundancy Check (CRC) value which is generated with a polynomial X16+X12+X5+X0 as it is illustrated below.



16-bit Cyclic Redundancy Check (CRC) Calculation

The 16-bit Cyclic Redundancy Check (CRC) generator is initialized to FFFFh before calculations. The Least Significant Bit (LSB) of the data byte of the Packet Data (PD) is the first bit what is inputted into the 16-bit Cyclic Redundancy Check (CRC).

An example of the 16-bit Cyclic Redundancy Check (CRC), where the Packet Data (PD) of the Long Packet (LPa) is 01h, is illustrated (step-by-step) below.

	Ir	n —► (XOR (In,C0)	C15	6 C14	4 C13	3 C12	2 C11	XOR(XOR (In,C0),C11)	►[c	:10	C9	C8	C7	C6	C5	C4	XOR(XOR (In,C0),C4) C3 C2 C1 C0
				5	1	2	Ţ			_	A					K		
	Step	In	XOR(In,C0)	C15	C14	C13	C12	C11	XOR(XOR (In,C0),C11(Step-1))	С	:10	C9	C8	C7	C6	C5	C4	XOR(XOR (In,C0),C4(Step-1)) C3 C2 C1 C0 C0
	0	х	х	1	1	1	1	1		х	1	1	1	1	1	1	1	X 1 1 1 1 X
[1	1(LSB)	0	0	1	1	1	1		1	1	1	1	1	1	1	1	1 1 1 1 1 1
1	2	0	1	1	0	1	1	1		0	0	1	1	1	1	1	1	0 0 1 1 1 1
	3	0	1	1	1	0	1	1		0	0	0	1	1	1	1	1	0 0 0 1 1 1
ſ	4	0	1	1	1	1	0	1		0	0	0	0	1	1	1	1	0 0 0 1 1
ſ	5	0	1	1	1	1	1	0		0	0	0	0	0	1	1	1	0 0 0 0 0 0
ſ	6	0	0	0	1	1	1	1		0	0	0	0	0	0	1	1	1 1 0 0 0 0
ſ	7	0	0	0	0	1	1	1		1	1	0	0	0	0	0	0	1 1 1 0 0 0
ľ	8	0(MSB)	0	0	0	0	1	1		1	1	1	0	0	0	0	0	1 1 1 0 0
		1 Byte	CRC Resoult	0	0	0	1	1		T	1	1	0	0	0	0	0	1 1 1 0
				MSB	1					-								LSB

CRC Calculation - Packet Data (PD) is 01h

1/10/2012

60

Version 0.01



A value of the Packet Footer (PF) is 1E0Eh in this example. This example (Command 01h has been sent) is illustrated below.



Packet Header (PH)

The receiver is calculated own checksum value from received Packet Data (PD). The receiver compares own checksum and the Packet Footer (PF) what the transmitter has sent.

The received Packet Data (PD) and Packet Footer (PF) are correct if the own checksum of the receiver and Packet Footer (PF) are equal and vice versa the received Packet Data (PD) and Packet Footer (PF) are not correct if the own checksum of the receiver and Packet Footer (PF) are not equal.

1/10/2012

Version 0.01



5.2.2.3.2 PACKET TRANSMISSIONS

5.2.2.3.2.1 PACKET FROM THE MCU TO THE DISPLAY MODULE

Display Command Set (DCS)

Display Command Set (DCS), which is defined on chapter "6 Instruction Description", is used from the MCU to the display module. This Display Command Set (DCS) is always defined on the Data 0 of the Packet Data (PD), which is included in Short Packet (SPa) and Long packet (LPa) as these are illustrated below.



Display Command Set (DCS) on Short Packet (SPa) and Long Packet (LPa)

1/10/2012

62

Version 0.01



Generic Write, 1 Parameter (GENW1-S), Data Type = 01 0011 (13h)

"Generic Write, 1 Parameter" (GENW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0011b), from the MCU to the display module. The content of 2 payload bytes is "command" and 00h. These commands are defined on a table (See chapter "6 Instruction Description") below.

Command	
NOP (00h)	
SWRESET (01h)	
SLPIN (10h)	
SLPOUT (11h)	
PTLON (12h)	
NORON (13h)	n
INVOFF (20h)	
INVON (21h)	
ALLPOFF (22h)	
ALLPON (23h)	
DISPOFF (28h)	
DISPON (29h)	
IDMOFF (38h)	
IDMON (39h)	
Short Packet (SPa) is defined e.g. • Data Identification (DI) • Virtual Channel (VC, DI[76]): 00b • Data Type (DT, DI[50]): 01 0011b • Packet Data (PD) • Data 0: "Sleep In (10h)", Display Com • Data 1: Always 00hex • Error Correction Code (ECC) This is defined on the Short Packet (SPa) as	
	Packet Header (PH)
	Packet Data

ſ													F	Pad	ke	t D	ata	a													
								$\left(\right)$																							
			D)						Dat	ta 0	(DC	CS)			[Data	a 1 ((Alw	/ays	s 00	hex	:)				EC	CC			
			13ŀ	nex							10	nex							00	hex							39ł	nex			
1	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	0	0
В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
L							М	L							Μ	L							М	L							М
S							S	S							S	S							S	S							S
В							В	В							В	В							В	В							В
F															Tir	ne	-								-						•

Generic Write, 1 Parameter (GENW1-S) - Example

1/10/2012

63

Version 0.01



Generic Write, 2 Parameter (GENW2-S), Data Type = 10 0011 (23h)

"Generic Write, 2 Parameter" (GENW2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0011b), from the MCU to the display module. The content of 2 payload bytes is "command" and "parameter". These commands are defined on a table (See chapter "6 Instruction Description") below.

Command
GAMSET (26h)
COLMOD (3Ah)
WRDISBV (51h)
WRCTRLD (53h)
WRCABC (55h)
WRCABCMB (5Eh)

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 0011b
- Packet Data (PD)
 - Data 0: "PMCSET (3Ah)", Display Command Set (DCS)
- Data 1: 01hex, Parameter of the DCS
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows



Generic Write, 2 Parameter (GENW2-S) – Example

Version 0.01



Generic Write Long (GENW-L), Data Type = 10 1001 (29h)

"Generic Write Long" (GENW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 10 1001b), from the MCU to the display module. Command (No Parameters) and Write (1 or more parameters), are defined on a table (See chapter "6 Instruction Description") below.

Command	
NOP (00h) , Note1	
SWRESET (01h), Note1	
SLPIN (10h), Note1	
SLPOUT (11h), Note1	
PTLON (12h), Note1	
NORON (13h), Note1	Π
INVOFF (20h), Note1	
INVON (21h), Note1	
ALLPOFF (22h)	
ALLPON (23h)	
GAMSET (26h), Note2	
DISPOFF (28h), Note1	
DISPON (29h), Note1	
PARLINES (30h)	
IDMOFF (38h), Note1	
IDMON (39h), Note1	
COLMOD (3Ah), Note2	
WRDISBV (51h), Note2	
WRCTRLD (53h)	
WRCABC (55h), Note2	
WRCABCMB (5Eh)	500
Notes	
1. Also Short Packet (SPa) can be used; Se	
2. Also Short Packet (SPa) can be used; Se	Se Generic Write, 2 Parameter.

1/10/2012

65

Version 0.01



Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 1001b
- Word Count (WC)
 - Word Count (WC): 0001h
- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.



Generic Write Long (GENW-L) with DCS Only - Example

1/10/2012

66

Version 0.01



- Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.
- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 1001b
- Word Count (WC)
 - Word Count (WC): 0002h
- Error Correction Code (ECC)
- Packet Data (PD):
 - Data 0: "Gamma Set (3Ah)", Display Command Set (DCS)
 - Data 1: 01hex, Parameter of the DCS

Packet Footer (PF)

This is defined on the Long Packet (LPa) as follows.



Generic Long Write with DCS and 1 Parameter - Example

1/10/2012

67

Version 0.01





Generic Write Long with DCS and 4 Parameters - Example

1/10/2012

68

Version 0.01



Generic Read, 1 Parameter (GENR1-S), Data Type = 01 0100 (14h)

"Generic Read, 1 Parameter (GENR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0100b), from the MCU to the display module. This command is defined on a table (See chapter "6 Instruction Description") below.

The 1st parameter (Dummy Data) is not returned as it is done in MeSSI-8/16 cases. The first returned parameter is the 2nd parameter in DSI case.

Command	
Command	
RDDID (04h)	
RDNUMED (05h)	
RDRED (06h)	
RDGREEN (07h)	
RDBLUE (08h)	
RDDPM (0Ah)	
RDDMADCTR (0Bh)	
RDDCOLMOD (0Ch)	
RDDIM (0Dh)	
RDDSM (0Eh)	
RDDSDR (0Fh)	
RDDISBV (52h)	
RDCTRLD (54h)	
RDCABC (56h)	
RDCABCMB (5Fh)	
RDID1 (DAh)	
RDID2 (DBh)	
RDID3 (DCh)	
NONL. D	NS02

1/10/2012

69

Version 0.01



The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is "Set Maximum Return Packet Size" (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send "Display Command Set (DCS) Read, No Parameter" to the display module. This same sequence is illustrated for reference purposes below.

Step 1:

- The MCU sends "Set Maximum Return Packet Size" (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module
- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 11 0111b

DI

- Maximum Return Packet Size (MRPS)
 - Data 0: 01hex
 - Data 1: 00hex
- Error Correction Code (ECC)

Packet Header (PH) Maximum Return Packet Size(MRPS)

MRPS(Least Significant Byte) MRPS(Most Significant Byte)

ECC

0

В

7

M S B

37hex 01hex 00hex 1Dhex 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1 0 0 1 1 1 0 0 В 7 В В В В B B B B B B B B В В В В 7 6 0 0 7 0 1 M S B M S B L S B L S B М L S B S B S в Time

Set Maximum Return Packet Size (SMRPS-S) - Example

1/10/2012

70

Version 0.01



Step 2:

- The MCU wants to receive a value of the "Read ID1 (DAh)" from the display module when the MCU sends "Generic Read, 1 Parameter" to the display module
- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 01 0100b
- Packet Data (PD)
 - Data 0: "Read ID1 (DAh)", Display Command Set (DCS)
 - Data 1: Always 00hex
- Error Correction Code (ECC)

Packet Header (PH)



Step 3: The display module can send 2 different information to the MCU after Bus Turnaround (BTA) 1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a

- command. See section "Acknowledge with Error Report (AwER)".
- 2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

1/10/2012

71

Version 0.01



Display Command Set (DCS) Write, No Parameter (DCSWN-S), Data Type = 00 0101 (05h)

"Display Command Set (DCS) Write, No Parameter" is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0101b), from the MCU to the display module. These commands are defined on a table (See chapter "6 Instruction Description") below.

enapter e metraetien Beeenpti	511 / 6010111		
Command			
NOP (00h)			
SWRESET (01h)			
SLPIN (10h)			
SLPOUT (11h)			
PTLON (12h)			
NORON (13h)			Π
INVOFF (20h)			
INVON (21h)			
ALLPOFF (22h)			
ALLPON (23h)			
DISPOFF (28h)			Al n
DISPON (29h)			U –
IDMOFF (38h)			
IDMON (39h)			
Short Packet (SPa) is defined e			
Data Identification (DI)			
Virtual Channel (VC, DI)	7 61): 00h		
Data Type (DT, DI[50]			
Packet Data (PD)			
• Data 0: "Sleep In (10h)",	Display Command Set	DCS	
• Data 1: Always 00hex	Display Command Oct		
Error Correction Code (ECC)			
	akat (CDa) za fallowa		
This is defined on the Short Pa	cket (SPa) as follows.		
	Packet L	leader (PH)	
U U			
ſ	Packe	et Data	
	·	1	
DI	Data 0 (DCS)	Data 1 (Always 00hex)	ECC

| | | D |) | | Data 0 (DCS) | | | | |
 |

 | | Data 1 (Always 00hex) |
 |
 | |
 | | | ECC | |
 | | | | | | | | | | | |
 | | | | | | | | |
|-------------|---------------|---|----------------------------------|---|---|---|---|---|---
--

--
--|---|---

--
---|--
--
--|--|--|---|--|---|--|--|--|---
--|--|---|---|--|--|--|---|---|--|--|--|--|--
--|--|
| 05hex 10hex | | | | | | | | | | 00hex
 |

 | | |
 |
 | |
 | 2Chex | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0
 | 1

 | 0 | 0 | 0
 | 0
 | 0 | 0
 | 0 | 0 | 0 | 0 | 0
 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | | | |
 | | | | | | | | |
| В | В | В | В | В | В | В | В | В | В | В
 | В

 | В | В | В
 | В
 | В | В
 | В | В | В | В | В
 | В | В | В | В | В | В | В | В | | | |
 | | | | | | | | |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3
 | 4

 | 5 | 6 | 7
 | 0
 | 1 | 2
 | 3 | 4 | 5 | 6 | 7
 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | | |
 | | | | | | | | |
| | | | | | | М | L | | |
 |

 | | | Μ
 | L
 | |
 | | | | | Μ
 | L | | | | | | | М | | | |
 | | | | | | | | |
| | | | | | | s | S | | |
 |

 | | | S
 | S
 | |
 | | | | | S
 | S | | | | | | | s | | | |
 | | | | | | | | |
| | | | | | | В | В | | |
 |

 | | | В
 | В
 | |
 | | | | | В
 | В | | | | | | | В | | | |
 | | | | | | | | |
| Time Time | | | | | | | | | |
 |

 | | • |
 |
 | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
|) | 0
8 B
1 | | 05H
0 1 0
B B B B
1 2 3 | 0 1 0 0 8 B B B B 1 2 3 4 | 0 1 0 0 0 8 B B B B B 1 2 3 4 5 | 0 1 0 0 0 0 8 B B B B B B B 1 2 3 4 5 6 | 0 1 0 0 0 0 0 B B B B B B B B B 1 2 3 4 5 6 7 S - - - M S | U5hex 0 1 0 0 0 0 0 0 B B B B B B B B B 1 2 3 4 5 6 7 0 5 - - - - - M L | UShex 0 1 0 0 0 0 0 0 0 8 B B B B B B B B B 1 2 3 4 5 6 7 0 1 6 - - - M L S S | O5hex O <td>05hex 101 0 1 0<!--</td--><td>0 1 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 2 3 4 5 6 7 0 1 2 3 4 0 1 2 3 4 5 6 7 0 1 2 3 4 0 1 2 3 4 5 6 7 0 1 2 3 4 0 1 2 3 4 5 5 S 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5</td><td>0 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 1 0 1 1 1 1 1 1 1 1 1 <th1< th=""> <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<></th1<></td><td>05hex 10hex 0 1 0</td><td>OBJECT IDENTIFY 0 1 0 <t< td=""><td>UDENEX UDENEX UDENEX 0 1 0</td><td>UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 8 B<td>10 1 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 0 1 0
0 0</td><td>05hex 10hex 00hex 0 1 0 0 0 0 0 0 1 0</td><td>10 1 0 10 1 0 <</td><td>UDENEX OUNT OUNEX 0 1 0 0 0 0 0 0 1 0</td><td>UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0</td><td>UDENEX UDENEX <th <="" colspan="6" td="" udenex<=""><td>O 1 0 0 1 0 <th 0<="" colspan="6" td=""><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0</td></th></td></th></td></td></t<></td></td> | 05hex 101 0 1 0
0 0 </td <td>0 1 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 2 3 4 5 6 7 0 1 2 3 4 0 1 2 3 4 5 6 7 0 1 2 3 4 0 1 2 3 4 5 6 7 0 1 2 3 4 0 1 2 3 4 5 5 S 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5</td> <td>0 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 1 0 1 1 1 1 1 1 1 1 1 <th1< th=""> <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<></th1<></td> <td>05hex 10hex 0 1 0</td> <td>OBJECT IDENTIFY 0 1 0 <t< td=""><td>UDENEX UDENEX UDENEX 0 1 0</td><td>UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 8 B<td>10 1 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 0 1 0</td><td>05hex 10hex 00hex 0 1 0 0 0 0 0 0 1 0</td><td>10 1 0 10 1 0 <</td><td>UDENEX OUNT OUNEX 0 1 0 0 0 0 0 0 1 0</td><td>UDENEX UDENEX UDENEX 0 1 0 0 0
 0 0 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0</td><td>UDENEX UDENEX <th <="" colspan="6" td="" udenex<=""><td>O 1 0 0 1 0 <th 0<="" colspan="6" td=""><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0</td></th></td></th></td></td></t<></td> | 0 1 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 2 3 4 5 6 7 0 1 2 3 4 0 1 2 3 4 5 6 7 0 1 2 3 4 0 1 2 3 4 5 6 7 0 1 2 3 4 0 1 2 3 4 5 5 S 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 | 0 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 1 0 1 1 1 1 1 1 1 1 1 <th1< th=""> <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<></th1<> | 05hex 10hex 0 1 0 | OBJECT IDENTIFY 0 1 0
0 0 <t< td=""><td>UDENEX UDENEX UDENEX 0 1 0</td><td>UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 8 B<td>10 1 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 0 1 0</td><td>05hex 10hex 00hex 0 1 0 0 0 0 0 0 1 0</td><td>10 1 0 10 1 0 <</td><td>UDENEX OUNT OUNEX 0 1 0 0 0 0 0 0 1 0</td><td>UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0</td><td>UDENEX UDENEX <th <="" colspan="6" td="" udenex<=""><td>O 1 0 0 1 0
 0 <th 0<="" colspan="6" td=""><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0</td></th></td></th></td></td></t<> | UDENEX UDENEX UDENEX 0 1 0 | UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 8 B <td>10 1 0 1 0</td> <td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 0 1 0</td> <td>05hex 10hex 00hex 0 1 0 0 0 0 0 0 1 0</td> <td>10 1 0 10 1 0 <</td> <td>UDENEX OUNT OUNEX 0 1 0 0 0 0 0 0 1 0</td> <td>UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 1 0</td> <td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 1 0</td> <td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0
 0 0</td> <td>UDENEX UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0</td> <td>UDENEX UDENEX <th <="" colspan="6" td="" udenex<=""><td>O 1 0 0 1 0 <th 0<="" colspan="6" td=""><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0</td></th></td></th></td> | 10 1 0 1 0 | UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 0 1 0 | 05hex 10hex 00hex 0 1 0 0 0 0 0 0 1 0 | 10 1 0 10 1 0 < | UDENEX OUNT OUNEX 0 1 0 0 0 0 0 0 1 0 | UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 1 0 | UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 0 0 0 0 0 1 0 | UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0
 0 | UDENEX UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 | UDENEX UDENEX <th <="" colspan="6" td="" udenex<=""><td>O 1 0 0 1 0 <th 0<="" colspan="6" td=""><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0</td></th></td></th> | <td>O 1 0 0 1 0 <th 0<="" colspan="6" td=""><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0</td></th></td> | | | | | | O 1 0 0 1 0 <th 0<="" colspan="6" td=""><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td><td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0</td></th> | <td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0</td> <td>UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0
 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0</td> | | | | | | UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 | UDENEX UDENEX UDENEX UDENEX UDENEX 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 |

Display Command Set (DCS) Write, No Parameter (DCSWN-S) - Example

1/10/2012

72

Version 0.01


Display Command Set (DCS) Write, 1 Parameter (DCSW1-S), Data Type = 01 0101 (15h)

"Display Command Set (DCS) Write, 1 Parameter" (DCSW1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0101b), from the MCU to the display module. These commands are defined on a table (See chapter "6 Instruction Description") below.

Command	
GAMSET (26h)	
COLMOD (3Ah)	
WRDISBV (51h)	
WRCTRLD (53h)	
WRCABC (55h)	
WRCABCMB (5Eh)	

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 01 0101b
- Packet Data (PD)
 - Data 0: "PMCSET (3Ah)", Display Command Set (DCS)
- Data 1: 01hex, Parameter of the DCS
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows

					0	2	1	ľ				5	F	ac	ke	t H	ea	dei	r (F	PH)		リ	C								
A	Packet Data															1						_										
				D)						Dat	ta 0	(DC	CS)				Da	ita 1	(P	arar	nete	ər)					EC	C			
V				15h	nex							3AI	nex							01h	nex							1Eł	nex			
	1	0	1	0	1	0	0	0	0	1	0	1	1	1	0	0	1	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0
	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	B 4	В 5	В 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	B 6	В 7	В 0	В 1	В 2	В 3	В 4	В 5	В 6	В 7
	L S B							M S B	L S B							M S B	L S B							M S B	L S B							M S B
																Tir	ne															-

Display Command Set (DCS) Write, 1 Parameter (DCSW1-S) – Example

1/10/2012

73

Version 0.01



Display Command Set (DCS) Write Long (DCSW-L), Data Type = 11 1001 (39h)

"Display Command Set (DCS) Write Long" (DCSW-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 11 1001b), from the MCU to the display module. Command (No Parameters) and Write (1 or more parameters), are defined on a table (See chapter "6 Instruction Description") below

Command	
NOP (00h), Note1	
SWRESET (01h), Note1	
SLPIN (10h), Note1	
SLPOUT (11h), Note1	
PTLON (12h), Note1	
NORON (13h), Note1	n
INVOFF (20h), Note1	
INVON (21h), Note1	
GAMSET (26h), Note2	
DISPOFF (28h), Note1	
DISPON (29h), Note1	
PARLINES (30h)	
IDMOFF (38h), Note1	
IDMON (39h), Note1	
COLMOD (3Ah), Note2	
WRDISBV (51h), Note2	
WRCTRLD (53h)	
WRCABC (55h), Note2	
WRCABCMB (5Eh)	
Notes :	

1. Also Short Packet (SPa) can be used; See_Display Command Set (DCS) Write, No Parameter. 2. Also Short Packet (SPa) can be used; See Display Command Set (DCS) Write, 1 Parameter.

1/10/2012

74

Version 0.01



Long Packet (LPa), when a command (No Parameter) was sent, is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
 - Word Count (WC): 0001h
- Error Correction Code (ECC)
- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Packet Footer (PF)

This is defined on the Short Packet (SPa) as follows.



Display Command Set (DCS) Write Long (DCSW-L) with DCS Only - Example

1/10/2012

75

Version 0.01



- Long Packet (LPa), when a Write (1 parameter) was sent, is defined e.g.
- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 11 1001b
- Word Count (WC)
 - Word Count (WC): 0002h
- Error Correction Code (ECC)
- · Packet Data (PD):
 - Data 0: "Gamma Set (26h)", Display Command Set (DCS)
 - Data 1: 01hex, Parameter of the DCS

Packet Footer (PF)

This is defined on the Short Packet (SPa) as follows.



Display Command Set (DCS) Write Long with DCS and 1 Parameter - Example

1/10/2012

76

Version 0.01





Display Command Set (DCS) Write Long with DCS and 4 Parameters - Example

1/10/2012

77

Version 0.01



Display Command Set (DCS) Read, No Parameter (DCSRN-S), Data Type = 00 0110 (06h)

"Display Command Set (DCS) Read, No Parameter" (DCSRN-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0110b), from the MCU to the display module. These commands are defined on a table (See chapter "6 Instruction Description") below.

The 1st parameter (Dummy Data) is not returned as it is done in MeSSI-8/16 cases. The first returned parameter is the 2nd parameter in DSI case.

Command	
RDDID (04h)	
RDNUMED (05h)	
RDRED (06h)	
RDGREEN (07h)	
RDBLUE (08h)	
RDDPM (0Ah)	
RDDMADCTR (0Bh)	
RDDCOLMOD (0Ch)	
RDDIM (0Dh)	
RDDSM (0Eh)	
RDDSDR (0Fh)	
RDDISBV (52h)	
RDCTRLD (54h)	
RDCABC (56h)	
RDCABCMB (5Fh)	
RDID1 (DAh)	
RDID2 (DBh) RDID3 (DCh)	
RDID3 (DGII)	
NO VO É	NSIG

1/10/2012

78

Version 0.01



The MCU has to define to the display module, what is the maximum size of the return packet. A command, what is used for this purpose, is "Set Maximum Return Packet Size" (SMRPS-S), which Data Type (DT) is 11 0111b and which is using Short Packet (SPa) before the MCU can send "Display Command Set (DCS) Read, No Parameter" to the display module. This same sequence is illustrated for reference purposes below. Step 1:

- The MCU sends "Set Maximum Return Packet Size" (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module
- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 11 0111b
- Maximum Return Packet Size (MRPS)
 - Data 0: 01hex
 - Data 1: 00hex
- Error Correction Code (ECC)



1/10/2012

79

Version 0.01



Step 2:

- The MCU wants to receive a value of the "Read ID1 (DAh)" from the display module when the MCU sends "Display Command Set (DCS) Read, No Parameter" to the display module
- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 00 0110b
- · Packet Data (PD)
 - Data 0: "Read ID1 (DAh)", Display Command Set (DCS)
 - Data 1: Always 00hex
- Error Correction Code (ECC)

Packet Header (PH)



Display Command Set (DCS) Read, No Parameter (DCSRN-S) - Example

Step 3: The display module can send 2 different information to the MCU after Bus Turnaround (BTA)
1. An acknowledge with Error Report (AwER), which is using a Short Packet (SPa), if there is an error to receive a command. See section "Acknowledge with Error Report (AwER)".

2. Information of the received command. Short Packet (SPa) or Long Packet (LPa)

1/10/2012

80

Version 0.01



Null Packet, No Data (NP-L), Data Type = 00 1001 (09h)

"Null Packet, No Data" (NP-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 001001b), from the MCU to the display module. The purpose of this command is keeping data lanes in the high speed mode (HSDT), if it is needed. The display module is ignored Packet Data (PD) what the MCU is sending.

Long Packet (LPa), when 5 random data bytes of the Packet Data (PD) were sent, is defined e.g.

Data Identification (DI)

- Virtual Channel (VC, DI[7...6]): 00b
- Data Type (DT, DI[5...0]): 00 1001b
- Word Count (WC)
 - Word Count (WC): 0005h
- Error Correction Code (ECC)
- · Packet Data (PD):
 - Data 0: 89h (Random data)
 - Data 1: 23h (Random data)
 - Data 2: 12h (Random data)
 - Data 3: A2h (Random data)

Packet Footer (PF)



1/10/2012

81

-Time

Null Packet, No Data (NP-L) - Example

Version 0.01

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

End of Transmission Packet (EoTP), Data Type = 00 1000 (08h)

"End of Transmission Packet" (EoTP) is always using a Short Packet (SPa), what is defined on Data Type (DT, 001000b), from the MCU to the display module. The purpose of this command is terminated the high speed mode (HPDT) properly when there is added this extra packet after the last payload packet before "End of Transmission" (EoT), which is an interface level functionality.

The MCU can decide if it want to use the "End of Transmission Packet" (EoTP) or not. The NT35512 has the capability to support both: i.e. If MCU applies the EoTP, it shall report the "DSI Protocol Violation" error when the EoTP is not detected in the high speed (HS). This error reporting can be enable/disable by bit DIS_EoTP_HS of command B100h (page 0).

The display module is or isn't receiving "End of Transmission Packet" (EoTP) from the MCU during the Low Power Data Transmission (LPDT) mode before "Marked-1" (=leaving Escape mode) what ends the Low Power Data Transmission (LPDT) mode.

The display module is not allowed to send "End of Transmission Packet" (EoTP) to MCU during the Low Power Data Transmission (LPDT) mode.

The summary of the receiving and transmitting EoTP is listed below.

Receiving and Transmitting EoTP during LPDT

Direction	Display Module (DM) in	Display Module (DM) in
Direction	High Speed Data Transmission (HPDT)	Low Power Data Transmission (LPDT)
MCU => Display Driver	With or Without EoTP is Supported	With or Without EoTP is Supported
	HS Mode is not available	EoTP can not be sent by
Display Driver => MCU	(EoTP is not available)	the Display Driver

1/10/2012

82

Version 0.01



• Data Identification (DI)

• Packet Data (PD):

Short Packet (SPa) is using a fixed format as follow

Virtual Channel (VC, DI[7...6]): 00b
Data Type (DT, DI[5...0]): 00 1000b



End of Transmission Packet (EoTP) - Examples

1/10/2012

83

Version 0.01



Sync Event (H Start, H End, V Start, V End), Data Type = xx 0001 (x1h)

Sync Events are Short packets and, therefore, can time-accurately represent events like the start and end of sync pulses. As "start" and "end" are separate and distinct events, the length of sync pulses, as well as position relative to active pixel data, e.g. front and back porch display timing, may be accurately conveyed to the peripheral. The Sync Events are defined as follows:

- Data Type = 00 0001 (01h) V Sync Start
- Data Type = 01 0001 (11h) V Sync End
- Data Type = 10 0001 (21h) H Sync Start
- Data Type = 11 0001 (31h) H Sync End

In order to represent timing information as accurately as possible a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Similarly, a V Sync End event implies an H Sync Start event for the last line of the VSA.

Sync events should occur in pairs, Sync Start and Sync End, if accurate 1054 pulse-length information needs to be conveyed. Alternatively, if only a single point (event) in time is required, a single sync event (normally, Sync Start) may be transmitted to the peripheral. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode, however. Display modules that do not need traditional sync/blanking/pixel timing should transmit pixel data in a high-speed burst then put the bus in Low Power Mode, for reduced power consumption. The recommended burst size is a scan line of pixels, which may be temporarily stored in a line buffer on the display module.

Color Mode On Command, and, Data Type = 01 0010 (12h)

Color Mode On is a Short packet command that switches a Video Mode display module to 8-colors mode for power saving.

Color Mode Off Command, Data Type = 00 0010 (02h)

Color Mode Off is a Short packet command that returns a Video Mode display module from 8-colors mode to normal display operation.

Shutdown Peripheral Command, Data Type = 10 0010 (22h)

Shutdown Peripheral command is a Short packet command that turns off the display in a Video Mode display module for power saving. Note the interface shall remain powered in order to receive the turn-on, or wake-up, command.

Turn On Peripheral Command, Data Type = 11 0010 (32h)

Turn On Peripheral command is Short packet command that turns on the display in a Video Mode display module for normal display operation.

Blanking Packet (Long), Data Type = 01 1001 (19h)

A Blanking packet is used to convey blanking timing information in a Long packet. Normally, the packet represents a period between active scan lines of a Video Mode display, where traditional display timing is provided from the host processor to the display module. The blanking period may have *Sync Event* packets interspersed between blanking segments. Like all packets, the Blanking packet contents shall be an integer number of bytes. Blanking packets may contain arbitrary data as payload. The Blanking packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes, and a two-byte checksum.

Version 0.01



Packed Pixel Stream, 16-bit Format, Long packet, Data Type = 00 1110 (0Eh)



16-bit per Pixel – RGB Color Format, Long packet

Packed Pixel Stream 16-Bit Format is a Long packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is five bits red, six bits green, five bits blue, in that order. Note that the "Green" component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.

Normally, the display module has no frame buffer of its own, so all image data shall be supplied by the host processor at a sufficiently high rate to avoid flicker or other visible artifacts.

1/10/2012

85

Version 0.01





Packed Pixel Stream, 18-bit Format, Long packet, Data type = 01 1110 (1Eh)

18-bit per Pixel (Packed)- RGB Color Format, Long packet

Packed Pixel Stream 18-Bit Format (Packed) is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.

Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional fill pixels at the end of the display line to make the transmitted width a multiple of four pixels. The receiving peripheral shall not display the fill pixels when refreshing the display device. For example, if a display device has an active display width of 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the first 399 pixels and discard the last pixel of the transmission.

With this format, the total line width (displayed plus non-displayed pixels) should be a multiple of four pixels (nine bytes).

1/10/2012

86

Version 0.01





Pixel Stream, 18-bit Format in Three Bytes, Long packet, Data Type = 101110 (2Eh)



In the 18-bit Pixel Loosely Packed format, each R, G, or B color component is six bits but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the Link. This requires more bandwidth than the "packed" format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link.

This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that order. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

1/10/2012

87

Version 0.01

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



←1 byte→←1 byte→ SB MSB LSB MSB LSB MSE 0 0 R R G В G B 0 $\mathbf{0}$ 7 0 7 ←8 bits→ 8 bits -8 bits-Pixel 1 **∢**1 byte**→** 2 byt **∢**1 by **∢**1 byte**→** ◄1 byte→◀1 byte→◀1 byte→◀1 byte→ <1 byte→ €1 byte 1 byte €1 byte Data Type (3Eh) Virtual Channe -8 bits -8 bits 8 bits 8 bits 8 bits 8 bits 8 bits -8 bits-8 bits Word Count ECC Pixel 1 Pixel 2 Pixel 3 €Data ID**-)** Variable Size Payload (First Three Pixels in Nine Bytes) Packet Header Time byte→◀1 byte→◀1 byte→◀1 byte→ ◄1 byte→<1 byte→<1 byte→<1 byte→<1 byte→<</p> -2 byte €8 bits ♦8 bits ♦8 bits→ ♦8 bits ←8 bits→ ♦ 8 bits ♦8 bits -8 bits-€8 bits Checksum Pixel n-2 Pixel n-Pixel n Variable Size Payload (Last Three Pixels in Nine Bytes)- Packet Footer -Time-

Packed Pixel Stream, 24-bit Format, Long packet, Data Type = 11 1110 (3Eh)



Packed Pixel Stream 24-Bit Format is a Long packet. It is used to transmit image data formatted as 24-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that order. Each color component occupies one byte in the pixel stream; no components are split across byte boundaries. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.

1/10/2012

88

Version 0.01

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



5.2.2.3.2.2 PACKET FROM THE DISPLAY MODULE TO THE MCU

Used Packet Types

The display module is always using Short Packet (SPa) or Long Packet (LPa), when it is returning information to the MCU after the MCU has requested information from the Display Module. This information can be a response of the Display Command Set (DCS) (See chapter "5.3.2.3.2.1 Display Command Set (DCS) Read, No Parameter" (DCSRN-S)) or an Acknowledge with Error Report (See chapter: "5.3.2.3.2.2 Acknowledge with Error Report (AwER)" (AwER)).

The used packet type is defined on Data Type (DT). See chapter "5.3.2.3.1.3 Data Type (DT)".

A number of the return bytes are more than the maximum size of the Packet Data (PD) on Long Packet (LPa) or Short Packet (SPa) when the display module is sending return bytes in several packets until all return bytes have been sent from the display module to the MCU.

It is not possible that the display module is sending return bytes in several packets even if the maximum size of the Packet Data (PD) could be sent on a packet.

Both cases are illustrated for reference purposes below.



Return Bytes on Several Packets – Not Possible

Data Types for Display Module-sourced Packets

Data Type Hex	Data Type Binary	Symbol	Description	Packet Size
02h	00 0010	AwER	Acknowledge & Error Report	Short
1Ch	01 1100	DCSRR-L	DCS Long Read Response	Long
21h	10 0001	DCSRR1-S	DCS Short Read Response, 1 Byte returned	Short
22h	10 0010	DCSRR2-S	DCS Short Read Response, 2 Byte returned	Short
1Ah	01 1010	GENRR-L	Generic Long Read Response	Long
11h	01 0001	GENRR1-S	Generic Short Read Response, 1 Byte returned	Short
12h	01 0010	GENRR2-S	Generic Short Read Response, 2 Byte returned	Short

1/10/2012

89

Version 0.01



The display module is return 2 packets (1st packet: Data, 2nd packet Acknowledge with Error Report) to the MCU when the display module has received a read command. See section "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" where has been detected and corrected a single bit error by the EEC (See bit 8 on Table" Acknowledge with Error Report (AwER) for Short Packet (SPa) Response"). This return packets are illustrated for reference purpose below.



1/10/2012

90

Version 0.01



Acknowledge with Error Report (AwER), Data Type = 00 0010(02h)

"Acknowledge with Error Report" (AwER) is always using a Short Packet (SPa), what is defined on Data Type (DT, 00 0010b), from the display module to the MCU.

The Packet Data (PD) can include bits, which are defining the current error, when a corresponding bit is set to '1', as they are defined on the following table.

Acknowledge with Error Report (AwER) for Long Packet (LPa) Response

710	Bit	Description
	0	SoT Error
	1	SoT Sync Error
	2	EoT Sync Error
	3	Escape Mode Entry Command Error
	4	Low-Power Transmit Sync Error
	5	Any Protocol Timer Time-Out
	6	False Control Error
	7	Contention is Detected on the Display Module
	8	ECC Error, single-bit (detected and corrected)
	9	ECC Error, multi-bit (detected, not corrected)
	10	Checksum Error (Long packet only)
	11	DSI Data Type (DT) Not Recognized
	12	DSI Virtual Channel (VC) ID Invalid
	13	Invalid Transmission Length
	14	Reserved, Set to '0' internally
	15	DSI Protocol Violation
Ac	know	vledge with Error Report (AwER) for Short Packet (SPa) Response
	Bit	Description
~	0	SoT Error
1	4	SoT Sync Error
	2	EoT Sync Error
V	3	Escape Mode Entry Command Error
	4	
		Low-Power Transmit Sync Error
	5	Any Protocol Timer Time-Out
	6	Any Protocol Timer Time-Out False Control Error
	6 7	Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module
	6 7 8	Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected)
	6 7 8 9	Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected) ECC Error, multi-bit (detected, not corrected)
	6 7 8 9 10	Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected) ECC Error, multi-bit (detected, not corrected) Set to "0" internally (Only for Long Packet (LP))
	6 7 8 9 10 11	Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected) ECC Error, multi-bit (detected, not corrected) Set to "0" internally (Only for Long Packet (LP)) DSI Data Type (DT) Not Recognized
	6 7 8 9 10 11 12	Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected) ECC Error, multi-bit (detected, not corrected) Set to "0" internally (Only for Long Packet (LP)) DSI Data Type (DT) Not Recognized DSI Virtual Channel (VC) ID Invalid
	6 7 8 9 10 11 12 13	Any Protocol Timer Time-OutFalse Control ErrorContention is Detected on the Display ModuleECC Error, single-bit (detected and corrected)ECC Error, multi-bit (detected, not corrected)Set to "0" internally (Only for Long Packet (LP))DSI Data Type (DT) Not RecognizedDSI Virtual Channel (VC) ID InvalidInvalid Transmission Length
	6 7 8 9 10 11 12 13 14	Any Protocol Timer Time-Out False Control Error Contention is Detected on the Display Module ECC Error, single-bit (detected and corrected) ECC Error, multi-bit (detected, not corrected) Set to "0" internally (Only for Long Packet (LP)) DSI Data Type (DT) Not Recognized DSI Virtual Channel (VC) ID Invalid Invalid Transmission Length Reserved, Set to '0' internally
_	6 7 8 9 10 11 12 13 14 15	Any Protocol Timer Time-OutFalse Control ErrorContention is Detected on the Display ModuleECC Error, single-bit (detected and corrected)ECC Error, multi-bit (detected, not corrected)Set to "0" internally (Only for Long Packet (LP))DSI Data Type (DT) Not RecognizedDSI Virtual Channel (VC) ID InvalidInvalid Transmission Length

before Bus Turnaround (BTA).

The display module ignores the received packet which includes error or errors.

1/10/2012

Version 0.01



Acknowledge with Error Report (AwER) of the Short Packet (SPa) is defined e.g.

Data Identification (DI)

- Virtual Channel (VC, DI[7...6]): 00b
- Data Type (DT, DI[5...0]): 00 0010b
- Packet Data (PD):
 - Bit 8: ECC Error, single-bit (detected and corrected)
 - AwER: 0100h
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



Errors Packets

1/10/2012

92

Version 0.01



Therefore, there is needed a method to check if there has been errors on the previous packets. These errors of the previous packets can check "Read Display Signal Mode (0Eh)" and "Read Number of the Errors on DSI (05h)" commands.

The bit D0 of the "Read Display Signal Mode (0Eh)" command has been set to '1' if a received packet includes an error.

The number of the packets, which are including an ECC or CRC error, are calculated on the RDNUMED register, which can read "Read Number of the Errors on DSI (05h)" command. This command also sets the RDNUMED register to 00h as well as set the bit D0 of the "Read Display Signal Mode (0Eh)" command to '0' after the MCU has read the RDNUMED register from the display module.

The functionality of the RDNUMED register is illustrated for reference purposes below.



Notes:

- 1. This information can Interface or Packet Level Communication but it is always from the MCU to the display module in this case.
- 2. CRC or ECC error.

1/10/2012

93

Version 0.01



DCS Read Long Response (DCSRR-L), Data Type = 01 1100(1Ch)

"DCS Read Long Response" (DCSRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1100b), from the display module to the MCU. "DCS Read Long Response" (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

"DCS Read Long Response" (DCSRR-L) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 01 1100b
- Word Count (WC)
 - Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
 - Data 0: 89h
 - Data 1: 23h
 - Data 2: 12h
 - Data 3: A2h
 - Data 4: E2h
- Packet Footer (PF)

This is defined on the Long Packet (LP) as follows

0

1Chex

1 0 0 0

1



Packet Data (PD)

N

S B Time

Packet Header (PH)

0

L S B

WC(Most Signi

00hex

0 0 0 0

icant Bvte)

0

Μ

S B

0

L S B

0

0

29hex

1 0

0

Μ

S B

1

WC(Least Significant Byte)

05hex

0 0 0 0 0 0 0 0

0

1

0

L S B Μ

S B

ſ	_	_	Da	ta 0	(D0	CS)				Data	a 1 i	(1 st	Par	ame	eter)		Data	12(2 nd	Par	amo	eter)		Data	a 3 ((3 rd	Par	am	eter	
	89hex								23hex							,	12hex								A2hex							
	1	0	0	1	0	0	0	1	1	1	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	1	0	1
1	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
	L							М	L							М	L							М	L							М
	S							S	S							S	S							S	S							S
\ I	В							В	В	I						В	В							В	В	J						В
1																Tir	me															



1/10/2012

94



With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



DCS Read Short Response, 1 Byte Returned (DCSRR1-S), Data Type = 10 0001(21h)

"DCS Read Short Response, 1 Byte Returned" (DCSRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0001b), from the display module to the MCU. "DCS Read Short Response, 1 Byte Returned" (DCSRR1-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 0001b
- Packet Data (PD):
 - Data 0: 45h
 - Data 1: 00h (Always)
- Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



DCS Read Short Response, 1 Byte Returned (DCSRR1-S) - Example

1/10/2012

95

Version 0.01



DCS Read Short Response, 2 Bytes Returned (DCSRR2-S), Data Type = 10 0010(22h)

"DCS Read Short Response, 2 Bytes Returned" (DCSRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 10 0010b), from the display module to the MCU. "DCS Read Short Response, 2 Bytes Returned" (DCSRR2-S) is used when the display module wants to response a DCS Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 10 0010b
- Packet Data (PD):
 - Data 0: 45h
 - Data 1: 32h
- Error Correction Code (ECC)

This is defined on the Short Packet (SPa) as follows.



DCS Read Short Response, 2 Bytes Returned (DCSRR2-S) - Example

1/10/2012

96

Version 0.01



Generic Read Long Response (GENRR-L), Data Type = 01 1010(1Ah)

"Generic Read Long Response" (GENRR-L) is always using a Long Packet (LPa), what is defined on Data Type (DT, 01 1010b), from the display module to the MCU. "Generic Read Long Response" (GENRR-L) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module. Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined e.g.

Data Identification (DI)

- Virtual Channel (VC, DI[7...6]): 00b
- Data Type (DT, DI[5...0]): 01 1010b
- Word Count (WC)
 - Word Count (WC): 0005h
- Error Correction Code (ECC)
- · Packet Data (PD):
- Data 0: 89h
 - Data 1: 23h
 - Data 2: 12h
 - Data 3: A2h
 - Data 4: E2h
- Packet Footer (PF)

This is defined on the Long Packet (LP) as follows Packet Header (PH) DI WC(Least Significant Byte) WC(Most Significant Byte) ECC 1Ahe 05hex 00he 2Fhe: 0 В В В В В В В В В В B В В В B В В В В B 3 4 0 0 0 0 6 7 M S B L S B Μ L Μ Μ L L S B S B S B S B S B S B Time Packet Data (PD) Data 0 Data 1 (1st Parameter) Data 2 (2nd Parameter) Data 3 (3rd Parameter) A2hex 89hex 23hex 12he> 0 0 1 0 0 0 1 1 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1 1 1 1 B B B B B B В В В В B В B B В B B B B B B B B 0 0 0 0 7 M L S S B B L S B М L Μ L Μ S B S B S B S B S B

> Packet Footer (PF) Packet Data (PD) Data 4 (4th Parameter) CRC(Least Significant Byte) CRC (Most Significant Byte E2hex 59hex 29hex B B B B B В B В B B B B B B В B B B B B В B B 0 7 0 7 0 1 L S B Μ L Μ M S B L S B S B S B S B

> > Time

Generic Read Long Response (GENRR-L) - Example

1/10/2012

Version 0.01

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.

97

Time



Generic Read Short Response, 1 Byte Returned (GENRR1-S), Data Type = 01 0001(11h)

"Generic Read Short Response, 1 Byte Returned" (GENRR1-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0001b), from the display module to the MCU. "Generic Read Short Response, 1 Byte Returned" (GENRR1-S) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 01 0001b
- Packet Data (PD):
 - Data 0: 45h
 - Data 1: 00h (Always)
- Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



1/10/2012

98

Version 0.01



Generic Read Short Response, 2 Bytes Returned (GENRR2-S), Data Type = 01 0010(12h)

"Generic Read Short Response, 2 Bytes Returned" (GENRR2-S) is always using a Short Packet (SPa), what is defined on Data Type (DT, 01 0010b), from the display module to the MCU. "Generic Read Short Response, 2 Bytes Returned" (GENRR2-S) is used when the display module wants to response a Generic Read command, which the MCU has sent to the display module.

Short Packet (SPa) is defined e.g.

- Data Identification (DI)
 - Virtual Channel (VC, DI[7...6]): 00b
 - Data Type (DT, DI[5...0]): 01 0010b
- Packet Data (PD):
 - Data 0: 45h
 - Data 1: 32h
- Error Correction Code (ECC)

This is defined on the Short Packet (SP) as follows.



1/10/2012

99

Version 0.01



5.2.2.3.3 COMMUNICATION SEQUENCES

5.2.2.3.3.1 GENERAL

The communication sequences can be done on interface or packet levels between the MCU and the display module. See chapters "Interface Level Communication" and "Packet Level Communication".

This communication sequence description is for DSI data lanes and it has been assumed that the needed low level communication is done on DSI clock lanes (DSI-CLK+/-) automatically.

Functions of the interface level communication is described on the following table.

	Interface Leve	I Communic	ation	
Interface Mode	Abbreviation	Interface	e Action Description	
	LP-11		Stop state	
	LPDT	Low pow	er data transmission	
	ULPS	Ultra	Low power state	
Low Power	RAR	Remot	e application reset	
	TEE	Tea	ring effect event	
	ACK	Ackno	wledge (No error)	
	BTA	B	us turnaround	
High Speed	HSDT	High spe	ed data transmission	
Functions of the p	acket level commu	nication are	lescribed on the following	table.
	Packet Le	evel Commu	nication	
Packet Sender	Abbreviation F	Packet Size	Packet Descripti	ion
	DCSW1-S	SPa	DCS Write, 1 Para	meter
	DCSWN-S	SPa	DCS Write, No Para	ameter
мсц	DCSW-L	LPa	DCS Write, Lor	ng
IVICO	DCSRN-S	SPa	DCS Read, No Para	ameter

	Packet	Level Commu	nication
Packet Sender	Abbreviation	Packet Size	Packet Description
	DCSW1-S	SPa	DCS Write, 1 Parameter
	DCSWN-S	SPa	DCS Write, No Parameter
мси	DCSW-L	LPa	DCS Write, Long
IVIC O	DCSRN-S	SPa	DCS Read, No Parameter
	SMRPS-S	SRa	Set maximum return packet size
ער <i>ווו</i> או ע	NP-L	LPa	Null packet, No data
	AwER	SPa	Acknowledge with error report
Display Modula	DCSRR-L	LPa	DCS Read, Long Response
Display Module	DCSRR1-S	SPa	DCS Read, Short Response
	DCSRR2-S	SPa	DCS Read, Short Response

1/10/2012

100

Version 0.01



5.2.2.3.3.2 SEQUENCES

DCS Write, 1 Parameter Sequence

n IN

A Short Packet (SPa) of "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" is defined on chapter "Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)" and example sequences, how this packet is used, is described on following tables.

		D00 III	ite, i Faramet	er begaene		/ 1
	MC	CU		Display	Module	
Line	Packet Sender	Sender Control		Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	DCSW1-S	LPDT	=>	-	-	
3	-	LP-11	=>	-	-	End

DCS Write, 1 Parameter Sequence - Example 1

DCS Write, 1 Parameter Sequence - Example

	MC	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11			<u> </u>	Start
2	DCSW1-S	HSDT			- (
3	EoTP	HSDT		-		End of Transmission Packet
4	-	LP-11	=>).	<u> - ~</u>	End

DCS Write, 1 Parameter Sequence - Example 3

	MC	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
v 1	-	LP-11	=>	-	-	Start
2	DCSW1-S	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11	-	If no error => goto line 8 If error => goto line 13
7						
8	-	-	<=	ACK	-	No error
9	-	-	<=	LP-11	-	
10	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End
1/10/0010				101		Version

1/10/2012

101

Version 0.01



DCS Write, No Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Write, No Parameter (DCSWN-S)" is defined on chapter "Display Command Set (DCS) Write, No Parameter (DCSWN-S)" and example sequences, how this packet is used, is described on following tables.

Line MCU Display Module Packet Sender Interface Mode Control Direction Direction Control Direction Control Original Control Co													
Line Packet Mode Direction Mode Packet Comment Sender Control Control		M	CU		Display	Module							
	Line		Mode		Mode		Comment						
1 - LP-11 => Start	1	-	LP-11	=>	-	-	Start						
2 DCSWN-S LPDT =>	2	DCSWN-S	LPDT	=>	-	-							
3 - LP-11 => End	3	-	LP-11	=>	-	-	End						

DCS Write, No Parameter Sequence - Example 1

	DCS Write, No Parameter Sequence - Example 2												
	M	CU		Display Module									
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment							
1	-	LP-11	=>	$\ //\ $	1 - 1 -	Start							
2	DCSWN-S	HSDT	=>		<u> </u>								
3	EoTP	HSDT			- (6	End of Transmission Packet							
4	-	LP-11	// => //			End							

DCS Write, No Parameter Sequence - Example 3

	MC	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
	-	LP-11	=>	-	-	Start
2	DCSWN-S	HSDT	=>	-	-	
3	EoTP	HSDT	=>	-	-	End of Transmission Packet
4	-	LP-11	=>	-	-	
5	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module
6	-	-	<=	LP-11	-	If no error => goto line 8 If error => goto line 13
7						
8	-	-	<=	ACK	-	No error
9	-	-	<=	LP-11	-	
10	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
11	-	LP-11	=>	-	-	End
12						
13	-	-	<=	LPDT	AwER	Error report
14	-	-	<=	LP-11	-	
15	-	BTA	<=>	BTA	-	
16	-	LP-11	=>	-	-	End

1/10/2012

102

Version 0.01



DCS Write Long Sequence

A Long Packet (LPa) of "Display Command Set (DCS) Write Long (DCSW-L)" is defined on chapter "Display Command Set (DCS) Write Long (DCSW-L)" and example sequences, how this packet is used, is described on following tables.

ſ		M	CU		Display	Module					
	Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment				
	1	-	LP-11	=>	-	-	Start				
ſ	2	DCSW-L	LPDT	=>	-	-	Π				
	3	-	LP-11	=>	-	-	End				

DCS Write, Long Sequence - Example 1

DCS Write, Long Sequence - Example 2 MCU **Display Module** Information Interface Interface Line Packet Packet Comment Direction Mode Mode Sender Sender Control Control 1 LP-11 Start => 4 - \\ DCSW-L 2 HSDT -=> 3 EoTP HSDT End of Transmission Packet => _ 4 LP-11 End => -

DCS Write, Long Sequence - Example 3

	Dos white, Long Sequence - Example 5									
	MC	CU		Display	Module					
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment				
	-	LP-11	=>	-	-	Start				
2	DCSW-L	HSDT	=>	-	-					
3	EoTP	HSDT	=>	-	-	End of Transmission Packet				
4	-	LP-11	=>	-	-					
5	-	BTA	<=>	BTA	-	Interface control change from the MCU to the display module				
6	-	-	<=	LP-11	-	If no error => goto line 8 If error => goto line 13				
7										
8	-	-	<=	ACK	-	No error				
9	-	-	<=	LP-11	-					
10	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU				
11	-	LP-11	=>	-	-	End				
12										
13	-	-	<=	LPDT	AwER	Error report				
14	-	-	<=	LP-11	-					
15	-	BTA	<=>	BTA	-					
16	-	LP-11	=>	-	-	End				

1/10/2012

103

Version 0.01



DCS Read, No Parameter Sequence

A Short Packet (SPa) of "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" is defined on chapter "Display Command Set (DCS) Read, No Parameter (DCSRN-S)" and example sequences, how this packet is used, is described on following tables.

			ice - Example			
	MC				Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>	-	-	Start
2	SMRPS-S	HSDT	=>	-	-	Define how many data byte is wanted to read. 1 byte
3	DCSRN-S	HSDT	=>	-	-	wanted to get a response ID1 (DAh)
4	EoTP	HSDT	=>	-	-	End of Transmission Packet
5	-	LP-11	=>	-	- (
6	-	BTA	<=>	BTA		Interface control change from the MCU to the display module
7	-	-		LP-11		If no error => goto line 9 If error => goto line 14 If error is corrected by ECC => go to line 19
8						
9	-		<=	LPDT	DCSRR1-S)) Responsed 1 byte return
10			<=	(P-11		
11	-	BTA	<=>	BTA		Interface control change from the display module to the MCU
12	-	LP-11			-	End
13						
14	- 0		K =	LPDT	AwER	Error report
^V 15	-		<=	LP-11	-	
16	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
17	-	LP-11	=>	-	-	End
18						
19	-	-	<=	LPDT	DCSRR1-S	Responsed 1 byte return
20	-	-	<=	LPDT	AwER	Error Report (Error is Corrected by ECC)
21	-	-	<=	LP-11	-	
22	-	BTA	<=>	BTA	-	Interface control change from the display module to the MCU
23	-	LP-11	=>	-	-	End

DCS Read, No Parameter Sequence - Example 1

1/10/2012

104

Version 0.01



Null Packet, No Data Sequence

A Long Packet (LPa) of "Null Packet, No Data (NP-L)" is defined on chapter "Null Packet, No Data (NP-L)" and example sequences, how this packet is used, is described on following tables.

	Null Packet, No Parameter Sequence - Example											
	M	CU		Display Module								
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment						
1	-	LP-11	=>	-	-	Start						
2	NP-L	HSDT	=>	-	-	Only high speed data transmission is used.						
3	EoTP	HSDT	=>	-	-	End of Transmission Packet						
4	-	LP-11	=>	-	-	End						

End of Transmission Packet

A Short Packet (SPa) of "End of Transmission (EoT)" is defined on chapter "End of Transmission Packet (EoT)" and an example sequences, how this packet is used, is described on following tables.

	M	CU		Display	Module	
Line	Packet Sender	Interface Mode Control	Information Direction	Interface Mode Control	Packet Sender	Comment
1	-	LP-11	=>			Start
2	NP-L	HSDT				Only high speed data transmission is used.
2	EoTP	HSDT	2) (=)	<u> </u>	-	End of Transmission Packet
3	-	LP-11		-	-	End
10						

End of Transmission Packet - Example

1/10/2012

105

Version 0.01



5.2.2.4 Video Mode Communication

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

5.2.2.4.1 TRANSMISSION PACKET SEQUENCES

DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. In the following sections, *Burst Mode* refers to time-compression of the RGB pixel (active video) portion of the transmission. In addition, these terms are used throughout the following sections:

- Non-Burst Mode with Sync Pulses enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.
- Non-Burst Mode with Sync Events similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.
- Burst mode RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scan-line during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero, and burst mode will be indistinguishable from non-burst mode.

During the BLLP the DSI Link may do any of the following:

- Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX
- Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode
- Transmit one or more non-video packets from the host processor to the peripheral using HS Mode
- If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode
- Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel
 ID

The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VS; all other lines shall start with HS. This is also true in the special case when VSA+VBP=0. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. If necessary, a horizontal scan-line of active pixels may be divided into two or more packets. However, individual pixels shall not be split across packets.

1/10/2012

106

Version 0.01



Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.



DSI Video Mode Interface Timing Legend

If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.

1/10/2012

107

Version 0.01



5.2.2.4.2 NON-BURST MODE WITH SYNC PULSES

With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure below.



DSI Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End

Normally, periods shown as HSA (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

1/10/2012

108

Version 0.01


5.2.2.4.3 NON-BURST MODE

This mode is a simplification of the format described in section 5.3.2.4.2 "Non-Burst Mode with Sync Pulse" .Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.



DSI Video Mode Interface Timing: Non-burst Transmission

As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

1/10/2012

109

Version 0.01



5.2.2.4.4 BURST MODE

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below.



DSI Video Mode Interface Timing: Burst Transmission

Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

1/10/2012

110

Version 0.01



5.2.2.4.5 PARAMETERS

Below table documents the parameters used in the preceding figures. Peripheral supplier companies are responsible for specifying suitable values for all blank fields in the table. The host processor shall meet these requirements to ensure interoperability.

Symbol	Parameter	Condition	Min	Тур	Max	Units
BRPHY	Bit rate total on all Lanes	WVGA	80	-	550	Mbps
tL	Line time	WVGA	-	19, Note1	-	us
tHBP	Horizontal back porch	WVGA	0.5	-	-	us
tHACT	Time for image data	2 data lane	10.47	-	_	us
HACT	Active pixels per line	WVGA	-	480	-	pixels
tHFP	Horizontal front porch	-	0.5	-	-	US
VSA	Vertical sync active	-	1	-		I IAN N
VBP	Vertical back porch	-	Note2	-	151	F
VACT	Active lines per frame	WVGA	-	864		<u> </u> H
VFP	Vertical front porch	-	Note2			Н

Required Peripheral Timing Parameters

Note1: Frame rate (Typ)=60Hz

Note2: VBP/VFP (min) values are dependent on GOA Timing

1/10/2012

111

Version 0.01



5.2.3 System Power-Up and Initialization

After power-on, the host processor shall observe an initialization period, t_{INIT} , during which it shall drive a sustained Tx-Stop state (LP-11) on all Lanes of the Link.

Figure below illustrates an example power-up sequence for a DSI display module. In the figure, a hardware reset (RESX) mechanism is assumed for initialization. Internally within the display module, de-assertion of RESX could happen after both IO and core voltages were ramped up. In this example, the host's t_{INIT_MASTER} parameter is programmed for driving LP-11 for a period longer than the sum of t_{RESW} , t_{INIT_SLAVE} and $t_{INTERNAL_DELAY}$. The display module may ignore all Lane activities during this time.



$(t_{INIT_MASTER}) >= (t_{RESW} + t_{INIT_SLAVE} + t_{INTERNAL_DELAY})$

Symbol	Parameter	Min	Тур	Max	Units
t _{INIT_MASTER}	MIPI Tx initialize time	5	-	-	mS
t _{RESW}	Reset "L" pulse width	Note	-	-	μS
t _{INIT_SLAVE}	MIPI Rx initialize time	4	-	-	mS
t _{INTERNAL_DELAY}	Internal delay time.	500	-	-	μS

Note: See section "Reset Input Timing"

1/10/2012

112

Version 0.01



5.3 Interface Pause

By using parallel interface, it is possible when transferring a Command, Multiple Parameter Data to invoke a pause in the data transmission. If the CSX (Chip Select Line) is released after a whole byte of Multiple Parameter Data has been completed, then NT35512 will wait and continue the Parameter Data Transmission from the point where it was paused. If the CSX (Chip Select Line) is released after a whole byte of a command as been completed, then the Display Module will receive either the command's parameters (if appropriate) or a new command when the CSX (Chip Select Line) is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter

Parallel Interface Pause



Fig. 5.3.2 8-bit and 9-bit serial bus protocol, write mode – paused by CSX

D7 (D6XD5 (D4)

SCL and SDA during CSX = "H" is invalid

Command / Parameter / Data

MIPI Interface Pause

Pause can be done on DSI between Packets when they are sent to same or different receiver (Virtual Channel (VC)) e.a.

1) Same receiver: Packet 1 (VC=00) => Packet 2 (VC=00) => Packet 3 (VC=00) => ...

2) Different receiver: Packet 1 (VC=00) => Packet 2 (VC=00) => Packet 3 (VC=00) => ...

₩D7XD6XD5XD4XD3XD2XD1XD0

Command / Parameter / Data

The means that "=>" symbol means a pause on DSI.

SDA

1/10/2012

113

Version 0.01

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



5.4 Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a Command or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then NT35512 will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been High state. See the following example (See *Fig. 5.5.1*)

- 8-bit and 9-bit SPI



Fig. 5.4.1 Serial bus protocol, write mode – interrupted by REX

1/10/2012

114

Version 0.01



If there is a break in data transmission by CSX pulse, while transferring a Command or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then NT35512 will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example (See *Fig. 5.4.2*)

- 8-bit and 9-bit SPI



Fig. 5.4.2 Serial bus protocol, write mode – interrupted by CSX

1/10/2012

115

Version 0.01



Display data transfer break is illustrated for reference purposes below. Without break



The break condition can be done any time when the MCU or the driver IC is controlling DSI data lanes e.g. the driver IC is sending data to the MCU.

Except MIPI interface, the data transfer break mechanism illustrated for reference purposes below.



1/10/2012

116

Version 0.01

5.5 RGB Interface

5.5.1 General Description

For direct interface with both graphic controller and MPU, NT35512 offer RGB interface mode to display video signal. The parallel RGB interface includes: VS, HS, DE, PCLK, D[23:0]. The interface is activated after Power On sequence (See section Power On/Off Sequence)

Pixel clock (PCLK) is running all the time without stopping and it is used to entering VS, HS, DE and D[23:0] states when there is a rising edge of the PCLK. The PCLK cannot be used as continues internal clock for other functions of the display module e.g. Sleep In –mode etc.

Vertical synchronization (VS) is used to tell when there is received a new frame of the display. This is negative ("0", low) active and its state is read to the display module by a rising edge of he PCLK signal.

Horizontal synchronization (HS) is used to tell when there is received a new line of the frame. This is negative ("0", low) active and its state is read to the display module by a rising edge of the PCLK signal.

Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a positive ("1", high) active and its state is read to the display module by a rising edge of the PCLK signal. D[23:0] (24-bit: R7-R0, G7-G0 and B7-B0;18-bit: R5-R0, G5-G0 and B5-B0; 16-bit: R4-R0, G5-G0 and B4-B0) are used to tell what is the information of the image that is transferred on the display (When DE= "1" and there is a rising edge of PCLK). D[23:0] can be "0" (low) or "1" (high). These lines are read by a rising edge of the PCLK signal.

rising edge of the PCLK



falling edge of the PCLK



1/10/2012

117

Version 0.01



5.5.2 RGB Interface Timing Chart

The image information must be correct on the display, when the timings are in range on the interface. However, the image information can be incorrect on the display, when timings are not out of range on the interface (Out of the range timings cannot on the host side). The correct image information must be displayed automatically (by the display module) on the next frame (vertical sync.) when there is returned from out of the



1/10/2012

118

Version 0.01



5.5.3 RGB Interface Mode Set

RGB I/F Mode	PCLK	DE	D23-D0	VS	HS	Register VFP[7:0], VBP[7:0] HFP[7:0], HBP[7:0]
RGB Mode 1 (SYNC + DE)	Used	Used	Used	Used	Used	Not used
RGB Mode 2 (SYNC only)	Used	Not used	Used	Used	Used	Used

In RGB Mode 1, writing data to line buffer is done by PCLK and Video Data Bus (D23 to D0), when DE is high state. The external clocks (PCLK, VS and HS) are used for internal displaying clock. So, controller must always transfer PCLK, VS and HS signal to NT35512 DDI.

In RGB Mode 2, back porch of Vsync VBP is defined by VBP[7:0] of RGBCTR command. And back porch of Hsync HBP is defined by HBP[7:0] of RGRCTR command. Front porch of Vsync VFP is defined by VFP[7:0] of RGBCTR command. And front porch of Hsync HFP is defined by HFP[7:0] of RGBCTR command. *Note: VBP[7:0]=Vsync+VBP and HBP[7:0]=Hsync+HBP*.

1/10/2012

119

Version 0.01





Fig. 5.6.2 Video signal data writing method in RGB Mode 1 Interface

Notes:

 Constraint: Minimum values of V-Back Porch (Vsync+VBP) and V-Front-Borch (VFP) are dependent on GOA Timing H-Back Porch (Hsync+HBP) ≥ 5 PCLK clocks, H-Front-Porch (HFP) ≥ 2 PCLK clocks

2. $t_{VHS} \ge 0ns$

1/10/2012

120

Version 0.01





Fig. 5.5.3 Video signal data writing method in RGB Mode 2 Interface

Notes:

 Constraint: Minimum values of V-Back Porch (VBP[7:0]) and V-Front Porch (VFP[7:0]) are dependent on GOA Timing H-Back Porch (HBP[7:0]) ≥ 5 PCLK clocks, H-Back Porch (HFP[7:0]) ≥ 2 PCLK clocks

2. t_{VHS}≧0ns

1/10/2012

121

Version 0.01



5.5.4 RGB Interface Bus Width Set

All 3-kinds of bus width can be available during RGB interface mode (selected by the COLMOD command (3A00h): VIPF[3:0]).

3A00h	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bus Width
50h	х	х	х	R4	R3	R2	R1	R0	х	х	G5	G4	G3	G2	G1	G0	х	х	х	B 4	B 3	B2	B1	B 0	16-bit data
60h	х	х	R5	R 4	R3	R2	R 1	R0	х	х	G5	G4	G3	G2	G1	G0	х	х	B5	B 4	B 3	B2	B1	B0	18-bit data
70h	R7	R6	R5	R 4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B 7	B6	B5	B 4	B 3	B2	B1	B 0	24-bit data

NOTES:

1. "x": Unused RGB data bus connected with VSSI.

2. R0 is the LSB for the red component; G0 is the LSB for the green component, etc.

3. For 16-bit pixels, R primary color MSB is R4, G primary color MSB is G5 and B primary color MSB is B4.

4. For 18-bit pixels, R primary color MSB is R5, G primary color MSB is G5 and B primary color MSB is B5

5. For 24-bit pixels, R primary color MSB is R7, G primary color MSB is G7 and B primary color MSB is B7

1/10/2012

122

Version 0.01





Write data for 16-bit RGB interface bus width set is shown below.

1/10/2012

123

Version 0.01





Write data for 18-bit RGB interface bus width set is shown below.

1/10/2012

124

Version 0.01





Write data for 24-bit RGB interface bus width set is shown below.

1/10/2012

125

Version 0.01



5.6 Power On/Off Sequence

VDDI and VDD (VDDA) can be applied in any order.

VDD (VDDA) and VDDI can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VDD (VDDA) and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDD (VDDA) can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

Notes:

- 1. There will be no damage to the display module if the power sequences are not met.
- 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- 3. There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- 4. If RESX line is not held stable by host during Power On Sequence as defined in Sections 5.7.1 and 5.7.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.
- 5. There is not a limit for Rise/Fall time on VDDI and VDD (VDDA).
- The display module can also initialize and calibrate DSI-CLK+/- and DSI-D0+/- lanes within 5ms after LP-11 (Clock and Data Channels), VDDI and VDD (VDDA) are applied and H/W Reset is not active (5ms is as same as the Reset Cancelling Time).

1/10/2012

126

Version 0.01



5.6.1 Case 1 – RESX line is held High or Unstable by Host at Power On

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDD (VDDA) and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



1/10/2012

127

Version 0.01



5.6.2 Case 2 – RESX line is held Low by host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VDD (VDDA) and VDDI have been applied.



5.6.3 Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off the display will go blank and there will not be any visible effects within 1 second on the display (blank display) and remains blank until "Power On Sequence" powers it up.

1/10/2012

128

Version 0.01



5.7 Power Level Modes

5.7.1 Definition

- 7 level modes are defined they are in order of maximum power consumption to minimum power consumption:
- 1. Normal Mode On (full display), Idle Mode Off, Sleep Out. In this mode, the display is able to show maximum 16.7M colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out In this mode, part of the display is used with maximum 16.7M colors.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out. In this mode, the full display is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. Only the MPU interface and registers are working with VDDI power supply.

6. Deep Standby Mode.

In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. The MPU interface and registers are not working.

7. Power Off Mode In this mode, VDDI and VDDA/VDDR/VDDB are removed.

NOTE: Transition between mode 1~5 is controllable by MPU commands. Mode 6 is entered for power saving with both power supplies for I/O and analog circuits and can be exited by hardware reset only (RESX=L). Mode 7 is entered only when both power supplies for I/O and analog circuits are removed.

1/10/2012

129

Version 0.01



5.7.2 Power Level Mode



NOTES:

1) There is not any abnormal visual effect when there is changing from one power mode to another power mode.

2) There is not any limitation, which is not specified by this spec, when there is changing from one power mode to another power mode

1/10/2012

130

Version 0.01



The following table represents the Registers its mode state.

Mode	Register	Control			
Mode	negistei	Enter	Exit		
Sleep in mode	Кеер	Command			
Deep-standby mode	Loss	Command	Reset pin		
Reset=L	Keep (Default Value)	Reset (H/W)			

The condition for irregular power off mode is shown below.

Power Off Mode	VDD	VDDI	RESX	I/O
Mode 1	ON	OFF	High or Low	Low
Mode 2	OFF	ON	High or Low	Low

Note: VDD means VDDA, VDDR, VDDB and VDDAM.



1/10/2012

131

Version 0.01



5.8 Reset function

5.8.1 Register Default Value

Table 5.8.1 Default Values for User Command Set

1		ſ	F	r	
Item		After	After	After	
		Power On	Hardware Reset	Software Reset	
RDNUMED (05h)		00h	00h	00h	
RDRED (06h)		00h	00h	00h	
RDGREEN (07h)		00h	00h	00h	
RDBLUE (08h)		00h	00h	00h	
RDDPM (0Ah)		08h	08h	08h	
RDDMADCTR (0Bh)		00h	00h	00h	
RDDCOLMOD (0Ch)		07h	07h	07h	
RDDIM (0Dh)		00h	00h	00h	
RDDSM (0Eh)		00h	00h	00h	
RDDSDR (0Fh)		00h	00h	00h	
Sleep In/Out (10h/11h)		h	In	In	
Partial/Normal Display (12h/13h)	Normal	Norma	Normal	
Display Inversion On/Of	f (21h/20h) 📶	Off	Off	Off	
All Pixel On/Off (23h/22h	1)	Off (Qff	Off	
Gamma setting (26h)		01h (GC0) 01h (GC0)		01h (GC0)	
Display On/Off (29h/28h		Off	Off	Off	
	480RGBx1024	03FFh (1023d)	03FFh (1023d)	03FFh (1023d)	
	480RGBx864	035Fh (863d)	035Fh (863d)	035Fh (863d)	
	480RGBx854	0355h (853d)	0355h (853d)	0355h (853d)	
Partial: End Address	480RGBx800	031Fh (799d)	031Fh (799d)	031Fh (799d)	
(PEL, 30h)	480RGBx720	02CFh (719d)	02CFh (719d)	02CFh (719d)	
	480RGBx640	027Fh (639d)	027Fh (639d)	027Fh (639d)	
	480RGBx360	0167h (359d)	0167h (359d)	0167h (359d)	
	480RGBx320	013Fh (319d)	013Fh (319d)	013Fh (319d)	
Idle Mode On/Off (38h/3	9h)	Off	Off	Off	
Interface Pixel Color For	mat (3Ah)	77h	77h	77h	
DSTB mode (4Fh)		00h	00h	00h	
Display Brightness (51h	, 52h)	00h	00h	00h	
CTRL Display (53h, 54h)	00h	00h	00h	
CABC Control (55h, 56h)	00h	00h	00h	
CABC Minimum Brightne	ess (5Eh, 5Fh)	00h	00h	00h	
	After MTP	MTP Value	MTP Value	MTP Value	
ID1 (04h, DAh) ID2 (04h, DBh)		ID1 = "00h"	ID1 = "00h"	ID1 = "00h"	
ID2 (04h, DBh) ID3 (04h, DCh)	Before MTP	ID2 = "80h"	ID2 = "80h"	ID2 = "80h"	
		ID3 = "00h"	ID3 = "00h"	ID3 = "00h"	

1/10/2012

132

Version 0.01



5.8.2 Output or Bi-directional (I/O) Pins

Output or Bi-directional pins		After Power On	After Hardware Reset	After Software Reset	
HSSI_DATA0_P, HSSI_DATA0_N		High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)	
SDO	Using SPI	VDDI	VDDI	VDDI	
300	Not using SPI	High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)	
Source Driver Output		High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)	
GOUT1~GOUT32		AVSS	AVSS	AVSS	

NOTE: There will be no output from SDO, D23-D0, HSSI_DATA0_P/N and HSSI_DATA1_P/N during Power On/Off sequence, H/W Reset and S/W Reset

5.8.3 Input Pins

	Input pins	During Power On Process	After Power On	After Hardware Reset	After Software Reset	During Power Off Process
	RESX	See Section 5.7	Input Valid	Input Valid	Input Valid	See Section 5.7
	CSX	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	D/CX	Input Invalid	Input Valid	🔪 Input Valid	Input Valid	Input Invalid
	SCL	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	D23 to D0	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	SDI	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	HS	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	Vs	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	PCLK	Input Invalid	Unput Valid	Input Valid	Input Valid	Input Invalid
\mathbb{N}	DE	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	HSSI_CLK_P, HSSI_CLK_N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	HSSI_DATA0_P, HSSI_DATA0_N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid
	HSSI_DATA1_P, HSSI_DATA1_N	Input Invalid	Input Valid	Input Valid	Input Valid	Input Invalid

1/10/2012

133

Version 0.01



5.9 Sleep Out-Command and Self-Diagnostic Functions of the Display Module

5.9.1 Register loading Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller (1st step: Compares register and EEPROM values, 2nd step: Loads EEPROM value to register). If those both values (EEPROM and register values) are same, there is inverted (=increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (=RDDSDR) (The used bit of these commands is D7). If those both values are not same, this bit (D7) is not inverted.

The flow chart for this internal function is following:



NOTES: There is not compared and loaded register values, which can be changed by user (00h to AFh and DAh to DCh), by the display module.

1/10/2012

134

Version 0.01



5.9.2 Functionality Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.). If functionality requirement is met, there is inverted (= increased by 1) a bit, which defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of these commands is D6). If functionality requirement is not same, this bit (D6) is not inverted (= not increased by 1).

The flow chart for this internal function is following:



NOTES: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In –mode to Sleep Out -mode, before there is possible to check if functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out –command is sent in Sleep Out -mode.

1/10/2012

135

Version 0.01



5.9.3 Chip Attachment Detection

Sleep Out-command (See "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if a chip or chips (e.g. driver, etc.) of the display module is/are attached to the circuit route of a flex foil or display glass ITO.

There is inverted (= increased by 1) a bit, which is defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D5), if the chip or chips is/are attached to the circuit route of the flex or display glass. If this chip is or those chips are not attached to the circuit route of the flex or display glass, this bit (D5) is not inverted (= not increased by 1).

The following figure is for reference purposes; how this chip attachment can be implemented e.g. there are connected together 2 bumps via route of ITO or the flex foil on 4 corners of the driver (chip).



1/10/2012

136

Version 0.01



5.10 Gamma Function

The structure of grayscale amplifier is shown as below. The 26 voltage levels between VGMP (VGMN) and VGSP (VGSN) are determined by the gradient adjustment register, the reference adjustment register, the amplitude adjustment resister and the micro-adjustment register.



1/10/2012

137

Version 0.01



5.11 Basic Display Mode

The NT35512 has some basic operation modes which are Normal Display Mode, Partial Display Mode, Idle Mode, All Pixel On and All pixel Off for panel display. User can change these display modes for each other is illustrated below.



1/10/2012

138

Version 0.01



5.12 Instruction Setting Sequence

When setting instruction to the NT35512, the sequences shown in below figures must be followed to complete the instruction setting.

5.12.1 Sleep In/Out Sequence



1/10/2012

139

Version 0.01



5.12.2 Deep Standby Mode Enter/Exit Sequence



Note: When using MIPI interface and enter Deep Standby Mode, MIPI lane state should keep to LP-00.

1/10/2012

140

Version 0.01



5.13 Instruction Setup Flow

5.13.1 Initializing with the Built-in Power Supply Circuits



Fig. 5.14.1 Initializing with the built-in power supply circuit

The initializing sequence does not have any effect on the display. The display is in its normal background color during the initializing.

1/10/2012

Version 0.01



PRELIMINARY

5.13.2 Power OFF Sequence



Fig. 5.14.2 Power off sequence

1/10/2012

142

Version 0.01



5.14 MTP Write Sequence

TBD

DENTUAL

1/10/2012

143

Version 0.01

PRELIMINARY

5.15 Column, 1-Dot, 2-Dot, 3-Dot, 4-Dot and Z Inversion (VCOM DC Drive)

The NT35512, in addition to the frame-inversion liquid crystal drive, supports the column, 1-dot, 2-dot, 3-dot, 4-dot and Z inversion driving methods to invert the polarity of liquid crystal. The column, 1-dot, 2-dot, 3-dot, 4-dot and Z inversion can provide a solution for improving display quality.

In determining the inversion drive for the inversion cycle, check the quality of display on the liquid crystal panel. Note that setting 1-dot inversion will raise the frequency of the liquid crystal polarity inversion and increase the charging/discharging current on liquid crystal cells.

1/10/2012

144

Version 0.01
5.16 Dynamic Backlight Control Function

The NT35512 embedded Content Adaptive Brightness Control (CABC) and Manual Setting Brightness Control functions. Both two functions are used to generate a proper PWM signal based on internal CABC algorithms. User could apply this PWM signal to control other device(s) (Such as power IC or LED driver IC). When the CABC function is enabled and cooperate with external circuits (such as LED driver circuit), the power consumption of backlight will be reduced with keeping acceptable display quality.

The CABC function of NT35512 is used to reduce the power consumption of display backlight. Contents adaptation means that the average gray level scale of image contents is increased while simultaneously lowering brightness of the backlight to achieve same perceived brightness. The adjusted gray level scale and thus power consumption reduction depends on the contents of the image. The display image and brightness are dynamically processed by CABC block. The availability of this function ranges from moving picture such as TV image to still picture such as menu. However, in order to gain a better display quality and reduce the power consumption of the backlight, the NT35512 internally uses NOVATEK dynamic gamma algorithm to produce an optimal backlight control based on different image contents.

It is also available to control the brightness by adjusting PWM duty manually. So combined the CABC with manual setting processed results, the display output brightness is:

Display Backlight Brightness = Manual Setting Ratio x CABC Brightness Ratio

		А	В	A x B	Brightness Output	Image	
	Example	Brightness Ratio (Manual)	Brightness Ratio (CABC)	Calculation Result	of LEDPWM	Status	
	Example 1	70%	50%	35%	35%	CABC Modified	
6	Example 2	80%	100%	80%	80%	CABC Modified	
	Example 3	50%	30%	15%	15%	CABC Modified	

Table 5.16.1 Display Brightness Output When CABC and LABC Function are Enable

1/10/2012

145

Version 0.01



One of ABC applications is simply illustrated in the **Fig. 5.16.1**. This application is used to dynamic control the backlight power consumption. The LEDPWM is an output-type pin which can output a PWM signal to control the display backlight brightness. The "LEDON" pin can output a "Enable / Disable" signal if the external LED driver IC needs this signal. The PWM duty cycle of "LEDPWM" is determined by CABC and manual setting processed results. The external LED driver ICs are necessary in order to transfer the PWM signal into driving power for LED backlight.



1/10/2012

146

Version 0.01



5.16.1 PWM Control Architecture

PWM duty for LED backlight control is determined from CABC and manual setting. The below diagram illustrates the duty combination architecture and its corresponding control registers.



Fig. 5.16.2 Internal Display Backlight Control Combined with CABC and LABC

1/10/2012

147

Version 0.01



As shown in **Fig. 5.16.2**, the register bit "BL" is used to control the "LEDPWM" pin to output PWM signal. Normally, if user want to disable the display backlight completely and immediately, user can set "BL" = "0". The below table shows some applications of register bit "LEDPWPOL":

BL	LEDPWPOL	Status of LEDPWM Pin	Display Backlight Status
0	0	0 (Default)	Off
0	1	1	Off
1	0	Original polarity of PWM signal	On
1	1	Inversed polarity of PWM signal	On

In the same way, the register bits "LEDONPOL" and "BL", are used to control the "LEDON" pin. See the below table.

BL	LEDONPOL	Status of LEDON Pin
0	0	0 (Default)
0	1	
1	0	LEDONR
1		Inversed LEDONR

The setting bit "CLED_VOL" is applied to choose different output logical voltage level for LEDON, LEDPWM pins.

n R	CLED_VOL	LEDON/LEDPWM Output Level
	0	VSSI to VDDI
\(()) \U		VSSI to VDDA

The setting bit "BCTRL" is used to enable / disable the display backlight control functions (such as LEDPWM). When user set "BCTRL" = "0", then the backlight will be turned off with dimming function, and the value of register DBV[7:0] (RDDISBV) will be "00h" after dimming period.

BCTRL	Value of DBV[7:0] (RDDISBV)	Display Backlight Status
0	00h	Off
1	Determined by CABC and LABC estimations	On

1/10/2012

148

Version 0.01



The display backlight brightness can be affected by setting register DBV[7:0] (here means WRDISBV) manually. Here are listed some important applications with register bits "DBV[7:0] (WRDISBV) and RDPWM[7:0] in below table.

· · · ·	CABC Status: Off Mode (RDPWM[7:0] will be FFh)									
"FORCE_CABC_PWM"="0", WRCABCMB[7:0] = 00h, PWM_DUTY_OFFSET[4:0]=00h, "BL"="1", "BCTRL"="1", Sleep-Out Mode										
Value of RDPWM_L[7:0]	Value of RDPWM [7:0]	Display Backlight Brightness								
Determined by DBV[7:0]	FFh	Determined by DBV[7:0] manually								
(Here means from WRDISBV)	FFN	(Here means from WRDISBV)								
CABC Status: UI-Mode / Still-Mode / Moving	-Mode									
"FORCE_CABC_PWM" = "0", WRCABCMB[7:0]=00h,									
PWM_DUTY_OFFSET[4:0]=00h,	BCTRL"="1", Sleep-Out N	PWM_DUTY_OFFSET[4:0]=00h, "BL"="1", "BCTRL"="1", Sleep-Out Mode								
Value of DBV[7: 0]	Value of RDPWM [7:0]	Display Backlight Brightness								
Value of DBV[7: 0] Determined by DBV[7:0]	Value of RDPWM [7: 0]									
		Display Backlight Brightness Determined by DBV[7:0] x CABC Function (Here means DBV[7:0] from WRDISBV)								

1/10/2012

149

Version 0.01



Writing the register DBV[7:0] (WRDISBV) in command address 5100h (51h for MIPI command address) is used o adjust the backlight brightness value, reading register DBV[7:0] (RDDISBV) from command address 5200h (52h for MIPI command address) is used to indicate the real PWM duty variation.

The register setting CMB[7:0] is used to limit the minimum PWM duty in order to prevent the backlight brightness too dark.

The register FORCE_CABC_DUTY[7:0] is used to perform a fixed PWM duty of CABC output while the register bit "FORCE_CABC_PWM" is set as "1".

The "Sleep-Out" is a flag in order to indicate the driver IC is in "Sleep-Out" mode. Here are listed some conditions when driver IC is in Sleep-In or Sleep-Out status.

Driver IC	Sleep-Out	ileep-Out CABC		Dimming Functions for	Display Backlight		
Status	Flag	Function	Function	CABC or LABC	Status		
Sleep-In	0	Not Available	Not Available	Not Available	Turn-Off		
Sleep-Out	1	Available	Available	Available	Controllable		

The NT35512 provides one dimming function for CABC and Manual Brightness Control, and this dimming functions can be enabled / disabled by register bit DD as the following table.

Enable Control for Dimming Function							
"DD" = "0" Disable Dimming Function of CABC and Manual Brightness Control							
"DD" = "1"	Enable Dimming Function of CABC and Manual Brightness Control						

In other words, the dimming functions of CABC and Manual Brightness Control can be enabled / disabled together by setting register bit "DD".

DIE

1/10/2012

150

Version 0.01



5.16.2 Dimming Function for CABC and Manual Brightness Control

A dimming function (how fast to change the brightness from old to new level and what are brightness levels during the change) is used when changing from one brightness level to another. The dimming function curves for CABC and Manual Brightness Control can be configured the same or not the same in increment and decrement directions. The basic idea is described below.





The NT35512 provides two types PWM duty dimming mechanism for CABC and manual brightness control. One is called "Fixed-Time Dimming", the other is called "Fixed-Slope Dimming". The dimming type can be selected by register bit "SEL_IN" for rising dimming (increment dimming), and bit "SEL_DE" for falling dimming (decrement dimming).

	SEL_IN	SEL_DE	Rising Dimming Type	Falling Dimming Type
NA	0	0	Fixed-Time Dimming	Fixed-Time Dimming
	O		Fixed-Time Dimming	Fixed-Slope Dimming
U	1		Fixed-Slope Dimming	Fixed-Time Dimming
1 1		1	Fixed-Slope Dimming	Fixed-Slope Dimming

In "Fixed-Slope" dimming type, use the same register setting for all CABC modes. In "Fixed-Time" dimming type, there are different register setting for CABC Off-Mode, Still/UI-Mode and Moving-Mode respectively.

Dimming Type	CABC Mode	Registers for Rising Dimming Setting	Registers for Falling Dimming Setting			
Fixed-Slope	All Modes	STEP_IN[3:0] and DM_IN[3:0]	STEP_DE[3:0] and DM_DE[3:0]			
Fixed-Time	Off-Mode	DIM_STEP_OFF[2:0] and DM_IN[3:0]	DIM_STEP_OFF[2:0] and DM_DE[3:0]			
Fixed-Time	UI-Mode	DIM_STEP_STILL[2:0] and DM_IN[3:0]	DIM_STEP_STILL[2:0] and DM_DE[3:0]			
Fixed-Time Still-Mode		DIM_STEP_STILL[2:0] and DM_IN[3:0]	DIM_STEP_STILL[2:0] and DM_DE[3:0]			
Fixed-Time	Moving-Mode	DIM_STEP_STILL[2:0] and DM_IN[3:0]	DIM_STEP_STILL[2:0] and DM_DE[3:0]			

1/10/2012

Version 0.01



Fixed-Time Dimming Type

The total dimming steps and each step time can be set by registers DIM_STEP_OFF[2:0]/DIM_STEP_STILL[2:0], DM_IN[3:0], and DM_DE[3:0], respectively. These three registers can determine some characteristics of dimming curves. The **Fig. 5.16.4** illustrates the "Fixed-Time" dimming curves. The unit of registers DM_IN[3:0] and DM_DE[3:0] is "frame(s) per step". The unit of register DIM_STEP_OFF[2:0]/DIM_STEP_STILL[2:0] is "step(s)" For Example:

If register bits "SEL_IN" = "0" (Fixed-Time dimming for rising dimming), another register bit "SEL_DE" = "1" (Fixed-Slope dimming for falling dimming), and

DM_IN[3:0] is set as 0x07 (means 8 frames time for each step)

DMSTP_L[2:0] is set as 0x01 (means total dimming steps is 4 steps)

So the total dimming time of "rising dimming" is 32-frames time length (8 frames x 4).



1/10/2012

152

Version 0.01



Fixed-Slope Dimming Type

The increasing / decreasing PWM duty and each step time can be set by register STEP_IN[3:0], STEP_DE[3:0], DM_IN[3:0], and DM_DE[3:0], respectively. These three registers can determine some characteristics of dimming curves. The **Fig. 5.16.5** illustrates the "Fixed-Slope" dimming curves. The unit of registers STEP_IN[3:0] and STEP_DE [3:0] is "duty ratio" (FFh is 100%, and 00h is 0%). The unit of register DM_IN[3:0] and DM_DE[3:0] is "frame(s) per step".

For Example:

If register bits "SEL_IN" = "0" (Fixed-Time dimming for rising dimming), another register bit "SEL_DE" = "1" (Fixed-Slope dimming for falling dimming), and

DM_DE[3:0] is set as 0x02 (means 3 frames time for each step)

STEP_DE[3:0] is set as 0x05 (means PWM decrement is 5)

When present PWM duty is 0x64 (100 in decimal), target PWM duty is 0x14 (20 in decimal), so the total dimming steps will be:

Total dimming steps = (Present PWM Duty - Target PWM duty) / (PWM decrement)

= 16 steps

So total dimming time for falling dimming is 48 frames (16 Steps x 3)



Fig. 5.16.5 Fixed-Slope Dimming Curve for LEDPWM

1/10/2012

153

Version 0.01



5.16.3 PWM Signal Setting for CABC and LABC

The registers PWMDIV[7:0] and PWM_DUTY_OFFSET[4:0] can change the frequency and duty compensation of the PWM signal. The PWM operation frequency "FOSC" is "not" the real PWM frequency, the "FOSC" is used to provide clock source for the internal PWM circuit. Two PWM operation frequency can be chosen by setting register "PWMF", and the real PWM frequency can be quickly estimated by the bellow formula.

PWMF Setting	PWM Operation Frequency (FOSC)	Real PWM Frequency of LEDPWM
0	5 MHz	$PWM Frequency = \frac{5 MHz}{256 \times PWMDIV[7:0]}$
1	10 MHz	PWM Frequency = $\frac{10 \text{MHz}}{256 \times \text{PWMDIV[7:0]}}$
	" = 0x0F, and "PWMF" = "1", then	ENTR
	$\frac{10 \text{ MHz}}{256 \times \text{PWMDIV}[7:0]} = \frac{10 \text{ MHz}}{256 \times 15} \approx 2.6$	
	en PWM duty is estimated as "4" (f the PWM signal can be estimated a	Reading the register "DBV[7:0]" = 03h from RDDISBV s shown in below.
PWM Duty Time =	256 2.60 KHZ	2 030°.
PWM Non-Duty T	$me = \frac{(256 - 4)}{256} \times \frac{1}{2.60 \text{ KHz}} = 378.6 \mu$	sec
uid WM ON -	Duty Time = 6.0 µsec	Duty Time = 6.0 µsec
l of LEDP	Non-duty T	Γime = 378.6 μsec
PWM Signal of LEDPWM Pin		
	т	ïme

The same, when PWM frequency is 2.60 KHz, and PWM duty of LEDPWM is 256 (Reading the register "DBV[7:0]" = FFh from RDDISBV), then the duty time can be estimated as shown in below.

PWM Duty Time =
$$\frac{256}{256} \times \frac{1}{2.60 \text{ KHz}} = 384.6 \, \mu \text{sec}$$

1/10/2012

154

Version 0.01



Because the external LED driver needs some stable time to drive the LED backlight, this necessary stable time will reduce the effective PWM duty period, so the PWM_DUTY_OFFSET[4:0] is used to compensate effective PWM duty.

An example is shown in **Fig. 5.16.8**. When PWM duty of LEDPWM signal is 60%, the backlight brightness should be 60% of original. But user may find that the backlight brightness is 57% of original. So user can set PWM DUTY OFFSET[4:0] and let the backlight brightness becomes 60% of original.



NOTE: The rising time (Tr) and falling time (Tf) of the "LEDPWM" signal are stipulated to be equal to or less than 15ns when maximum load is 30pF.



1/10/2012

155

Version 0.01

A Content Adaptive Brightness Control (CABC) function can be used to reduce the power consumption of the luminance source. Content adaptation means that content grey level scale can be increased while simultaneously decreasing brightness of the backlight to achieve same perceived brightness. The adjusted grey level scale and thus the power consumption reduction depend on the content of the image. The NOVATek CABC algorithm can adjust the brightness of each gray level without changing the original image contents.

The NOVATek CABC function provides four operation modes, and these modes can be selected by the register 5500h. See command "Write Content Adaptive Brightness Control (5500h)" (bit C[1:0]) for more information. These four modes are described as below.

- Off Mode

Content Adaptive Brightness Control functionality is completely turn-off. In this mode, the NT35512 will use the original Gamma 2.2 registers setting for display. And if the function of "forced PWM duty" is turn-off (i.e. "FORCE_CABC_PWM" is set as "0"), the brightness ratio of CABC is 100% ("RDPWM[7:0]" = FFh)

- UI [User interface] Image Mode (UI-Mode) and Still Picture Mode (Still-Mode)

This mode is applied to optimize for UI/Still image. User can decide to keep image quality as much as possible with small power consumption reduction ratio (10% or less) or allow some image quality degradation with large power consumption reduction ratio (10%~40% with different image content). NT35512 provides flexible configuration for UI/Still-Mode by setting the registers CABC_STILL_PWM0[7:0] ~ CABC_STILL_PWM9[7:0] to setting prefer brightness.

- Moving Image Mode (Moving-Mode)

User can select this mode to keep the moving image quality and reduce the power consumption of backlight. It is focused on the biggest power reduction with image quality degradation. Idea power consumption reduction ratio is more than 30%. NT35512 provides flexible configuration for Moving-Mode by setting the registers CABC_MOV_PWM0[7:0] ~ CABC_MOV_PWM9[7:0] to setting prefer brightness.

1/10/2012

156

Version 0.01





6 COMMAND DESCRIPTIONS

6.1 User Command Set

	Address Parameter																													
Instruction	ACT	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	Function																
NOP	Dir	w	00h	0000h				Argume						No Operation																
SWRESET	Cnd1	w	001h	0100h										Software reset																
SWREGET	Chui	vv	0111		0.0h	No Argument 00h ID17 ID16 ID15 ID14 ID13 ID12 ID11 ID10					Read display ID																			
	Dia		0.4%	0400h										neau uispiay ib																
RDDID	Dir	R	04h	0401h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20																	
				0402h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30																	
RDNUMED	Dir	R	05h	Х	Х	P7	P6	P5	P4	P3	P2	P1	P0	Read No. of the Errors on DSI only																
RDRED	Dir	R	Х	0600h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read the first pixel of Color R																
RDGREEN	Dir	R	Х	0700h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read the first pixel of Color G																
RDBLUE	Dir	R	Х	0800h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read the first pixel of Color B																
RDDPM	Dir	R	0Ah	0A00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Power Mode																
RDDMADCTL	Dir	R	0Bh	0B00h	00h	D7	D6	D5	D4	D3	D2	D1	DO	Read Display MADCTR																
RDDCOLMOD	Dir	R	0Ch	0C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Pixel Format																
RDDIM	Dir	R	0Dh	0D00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Image Mode																
RDDSM	Dir	R	0Eh	0E00h	00h	D7	D6	D5	D4	D3	D2	D1	DO	Read Display Signal Mode																
RDDSDR	Dir	R	0Fh	0F00h	00h	D7	D6	D5	D4	D3	D2	D1	D0	Read Display Self-diagnostic result																
SLPIN	DVS	w	10h	1000h		ノ`	No	Argume	nt	21			<u>)) </u>	Sleep in & booster off																
SLPOUT	Dir	w	11h	1100h			No	Argume	nt		\sim	$) \leq$		Sleep out & booster on																
PTLON	DVS	w	12h	1200h			No	Argume	nt	J				Partial mode on																
NORON	DVS	w	13h	1300h		No Argument							Normal display mode on																	
INVOFF	DVS	w	20h	2000h	No Argument						Display inversion off (normal)																			
INVON	DVS	w	21h	2100h	No Argument						Display inversion on																			
ALLPOFF	DVS	w	22h	2200h		3	No	Argume	nt					All pixel off (black)																
ALLPON	DVS	w	23h	2300h			No	Argume	nt					All pixel on (white)																
GAMSET	DVS	w	26h	2600h	00h	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	Gamma curve select																
DISPOFF	DVS	w	28h	2800h			No	Argume	nt					Display off																
DISPON	DVS	w	29h	2900h				Argume						Display on																
				3000h	00h	PSL15		PSL13		PSL11	PSL10	PSL9	PSL8	Partial start/end address set																
				3001h	00h	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	PSL[15:0]: partial start address PEL[15:0]: partial end address																
PTLAR	DVS W	DVS V	DVS W	DVS	DVS	DVS	DVS	DVS	DVS	DVS	DVS	DVS	DVS	DVS	DVS	DVS	vs w	W 30h	30h	3002h	00h	PEL15	PEL14	PEL13		PEL11	PEL10	PEL9	PEL8	
						3002h	00h	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0															
IDMOFF	DVS	w	38h	3800h	0011	FLL/		Argume	l	FLLJ	FLLZ	FLLI	FLLU	Idle mode off																
IDMON	DVS	w	39h											Idle mode on																
COLMOD	Dvs	W	39n 3Ah	3900h 3A00h	00h	VIPF3	NO VIPF2	Argume VIPF1	nt VIPF0	IFPF3	IFPF2	IFPF1	IFPF0																	
DSTBON	DVS	W	4Fh	4F00h	00h	0	0	0	0	0	0	0		Deep standby mode on																
	-		-			-	-	-	-	-	-	-																		
WRDISBV	DVS	W	51h	5100h	00h	DBV7	DBV6		DBV4	DBV3	DBV2	DBV1	DBV0	1,7,6																
RDDISBV	Dir	R	52h	5200h	00h	DBV7	DBV6	DBV5		DBV3	DBV2	DBV1	DBV0	Read display brightness value																
WRCTRLD	DVS	W	53h	5300h	00h	0	0	BCTRL	0	DD	BL	0	0	Write control display																
RDCTRLD	Dir	R	54h	5400h	00h	0	0	BCTRL	0	DD	BL	0	0	Read control display value																
WRCABC	DVS	W	55h	5500h	00h	0	0	0	0	0	0	C1	C0	Write CABC mode																
RDCABC	Dir	R	56h	5600h	00h	0	0	0	0	0	0	C1	C0	Read CABC mode																
WRCABCMB	DVS	W	5Eh	5E00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	Write CABC minimum brightness																
RDCABCMB	Dir	R	5Fh	5F00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	Read CABC minimum brightness																
RDID1	Dir	R	DAh	DA00h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	Read ID1																

Table 6.1.1 User Command Set

1/10/2012

157

Version 0.01



PRELIMINARY

RDID2	Dir	R	DBh	DB00h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	Read ID2
RDID3	Dir	R	DCh	DC00h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	Read ID3

Notes:

1. The following description is indicates the executing time of instructions.

No.	Symbol	Execut	ing Time
1	Dir (Direct)	At the received a completed inst	ruction and parameter
2	DVS (Display Vertical Sync.)	Synchronized with the next fram	e
3	DHS (Display Horizontal Sync.)	Synchronized with the next line	
4	Cnd1 (By Conditional 1)	State When Sleep In Other	Executing time Dir DHS

2. In MIPI interface, parameters of the command are stores onto registers when the last parameter of the command has been received. Also, parameters of the command are not stored onto registers if there has been happen a break. See more information on the section "DATA TRANSFER RECOVERY". This note is valid when a number of the parameters is equal or less than 32.

3. The 8-bit address code for "MIPI" in above table and following command description means include 3-wire 9-bit SPI and 4-wire 8-bit SPI.

1/10/2012

158

Version 0.01



PRELIMINARY

OP (0000h)												
Inst / Para	R/W	Add	ress				Parame	ter				
mst/r ara	10/00	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D
NOP	Write	00h	0000h			Ν	o Argur	nent				
DTE: "-" Don't ca	are											
Description				y command. It does n d to terminate parame				lisplay n	nodule.			
Restriction	-											
Register Availability				Status Sleep Out Sleep In				Av	ailability Yes Yes			1
Default			S	Status On Sequence /W Reset /W Reset				Defa	ault Valu N/A N/A N/A	le		
Flow Chart	-					\square	5					
				DISC		Ŷ						

1/10/2012

159

Version 0.01



SWRESET: Software Reset (0100h) Parameter Address Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 SWRESET Write 0100h 01h No Argument NOTE: "-" Don't care When the Software Reset command is written, it causes a software reset. It resets the commands and Description parameters to their S/W Reset default values. (See default tables in each command description) The display is blank immediately. It will be necessary to wait 5msec before sending new command following software reset. The display module loads all display supplier's factory default values to the registers during this 5msec. Restriction If Software Reset is applied during Sleep Out mode, it will be necessary to wait 120msec before sending Sleep Out command. Software Reset command cannot be sent during Sleep Out sequence Availability Status Register Sleep Out Yes Availability Sleep In Yes Status Default Value Power On Sequence N/A Default S/W Reset N/A H/W Reset N/A Legend SWRESET(01h) Host Command Driver Display whole Parameter blank screen Display Flow Chart Set Command Action to S/W Default Value Mode Sequential Sleep In Mode transfer

1/10/2012

160

Version 0.01



D0

ID10

ID20

ID30

RDDID: Read Display ID (0400h~0402h) Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 0400h 00h ID17 ID16 ID15 ID14 ID13 ID12 ID11 Read RDDID 04h 0401h 00h ID27 ID26 ID25 ID24 ID23 ID22 ID21 00h 0402h ID37 ID36 ID35 ID34 ID33 ID32 ID31 NOTE: "-" Don't care This read byte returns 24-bit display identification information. The 1st parameter (ID1): the module's manufacture ID. The 2nd parameter (ID2): the module/driver version ID. Description The 3rd parameter (ID3): the module/driver ID. Note: Commands RDID1/2/3 (DAh, DBh, DCh) read data correspond to the parameter 1, 2, 3 of the command 04h, respectively. Restriction Status Availability Register Sleep Out Yes Availability Yes Sleep In Default Value Status After MTP Before MTP Default Power On Sequence MTP Values ID1=00h, ID2=80h, ID3=00h S/W Reset MTP Values ID1=00h, ID2=80h, ID3=00h H/W Reset MTP Values ID1=00h, ID2=80h, ID3=00h Legend RDDID(04h) Command Host Driver Parameter Send 1st Parameter ID1[7:0] Display Flow Chart Action , Send 2nd Parameter ID2[7:0] Mode Sequentia , Send 3rd Parameter transfer ID3[7:0]

1/10/2012

161

Version 0.01



PRELIMINARY

NT35512

RDNUMED: Read Number of Errors on DSI (0500h)

Inst / Dara	R/W	Add	ress				Parame	eter				
Inst / Para	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDNUMED	Read	05h	Х	Х	P7	P6	P5	P4	P3	P2	P1	P0
NOTE: "-" Don't car	re											
Description	bits is P[60 P[7] is P[70 the firs See a	below.] bits are s set to "] bits are st param lso secti	e telling a 1" if there e set to " neter info on "Ackr	n number of the parity e is overflow with P[6 0's (as well as RDDS rmation (= The read nowledge with Error F	v errors. 0] bits. SM(0Eh) function Report (/	's D0 ai is comp AwER)"	re set "C bleted). and cor)" at the mmand	same t RDDSM	ime) afte		
Restriction	-							20			V -	
Register Availability Default			Power	Sleep In Status On Sequence			3		Yes Yes ault Valu 00h 00h			
Flow Chart				RDNUMED(05h) Send 1 st Parameter P[7:0] = 00h	7			r [_(Lege Comma Parame Displa	and eter ay		
	MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D Read 05h X X P7 P6 P5 P4 P3 P2 I't care The first parameter is telling a number of the parity errors on DSI. The more detailed describits is below. P[6.0] bits are telling a number of the parity errors. P[7] is set to "1" if there is overflow with P[6.0] bits. P[7.0] bits are set to "0"s (as well as RDDSM(0Eh)'s D0 are set "0" at the same time) after t the first parameter information (= The read function is completed). See also section "Acknowledge with Error Report (AwER)" and command RDDSM(0Eh) This command is used for MIPI DSI only. It is no function for others interface operation. n - Status Availability Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence 00h SW Reset 00h HWR Reset 00h HWR Reset 00h											

1/10/2012

162

Version 0.01



Inst / Para	R/W	Add	ress				Parame	ter				
ilist / Para	U/ 10	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDRED	Read	Х	0600h	Х	P7	P6	P5	P4	P3	P2	P1	P0
NOTE: "-" Don't car	е											
Description	Only t -16-bi -18-bi	he relev t format: t format:	ant bits a R4 is M R5 is M	the red component v are used according to SB and R0 is LSB. R SB and R0 is LSB. R SB and R0 is LSB.	pixel fo 7, R6 ar	rmat, ur nd R5 ai	nused b re set to	its are s 0 "0".				
Restriction	-									0	Ń	
Register Availability				Status Sleep Out Sleep In	nF			Av	ailability Yes Yes			
Default			RDRE	Status r On Sequence S/W Reset W Reset D 06 h hy Read T:0] data		Ho Dr	st		Comm Param Disp Act Mo	gend nand neter play tion		

RDRED: Read the first pixel of Red Color (0600h)

1/10/2012

163

Version 0.01



Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 RDGREEN Read 0700h Х Х Ρ7 P6 P5 Ρ4 Р3 P2 Ρ1 P0 NOTE: "-" Don't care This command returns the green component value of the first pixel in the active frame. Only the relevant bits are used according to pixel format, unused bits are set to "0". Description -16-bit format: G4 is MSB and G0 is LSB. G7, G6 and G5 are set to "0". -18-bit format: G5 is MSB and G0 is LSB. G7 and G6 are set to "0". -24-bit format: G7 is MSB and G0 is LSB. Restriction Availability Status Register Sleep Out Yes Availability Sleep In Yes Default Value Status Power On Sequence 00h Default S/W Reset 00h H/W Reset 00h Legend RDGREEN 07 h) Host Command Driver Dummy Read Parameter Display Flow Chart Action Send G[7:0] data Mode Sequential transfer

RDGREEN: Read the first pixel of Green Color (0700h)

1/10/2012

164

Version 0.01



Inst / Para	R/W	Add	ress				Parame	ter				
IIISt / Fala	n/ vv	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDBLUE	Read	Х	0800h	Х	P7	P6	P5	P4	P3	P2	P1	P0
IOTE: "-" Don't car	е											
Description	Only t -16-bi -18-bi	he relev t format: t format:	ant bits a B4 is M B5 is M	the blue component are used according to SB and B0 is LSB. B7 SB and B0 is LSB. B7 SB and B0 is LSB.	pixel fo 7, B6 an	ormat, un Id B5 ar	nused b e set to	its are s				
Restriction	-									6	Π	
Register Availability				Status Sleep Out Sleep In	n			Av	ailability Yes Yes			1
Default			RDBLU	Status r On Sequence SW Reset			ost iver		Comn Paran Dis Ac M Sequ	gend nand		

RDBLUE: Read the first pixel of Blue Color (0800h)

1/10/2012

165

Version 0.01



	D 444	Ad	dress				Parame	eter				
Inst / Para	R/W	MIPI		D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDPM	Read	0Ah	0A00h	00h	D7	D6	D5	D4	D3	D2	D1	D0
IOTE: "-" Don't ca	re											
	This c	ommar	nd indicate	es the current status of	of the d	isplay as	s descri	bed in tl	ne table	below:		
	E	Bit		Description				Va				
)7	Booster \	/oltage Status	"1"=	=Booste	r On, "0	"=Boost	er Off			
		06	Idle Mode	e On/Off	"1"=	Idle Mo	de On,	"0"=Idle	Mode C	Off		
)5		ode On/Off		= Partia						
Description)4	Sleep In/			= Sleep				$\alpha \rightarrow \alpha \gamma$		
)3		Iormal Mode On/Off		= Displa					mal Off	2
)2	Display C			= Displa			isplay is	s Off	Pr-	
	E	D1	Not Defin	led		to "0" (r		,				
	L	00	Not Defin	ed	Set	: to "0" (r	not used	(k				
Restriction	-				11					3		
									210			
				Status	\mathcal{H}	ù -		Av	ailability			
Register			. 1	Sleep Out	<u>.</u>				Yes			
Availability			≥\\{	Sleep In			5		Yes			
		21					$\overline{\mathbf{a}}$		100			
	1 1		5			\mathbb{U}	C					
					שלת							
$\mathcal{M}(\mathcal{M})$		V	5	Status				Defa	ault Valı	le		
Default	Υ 🗌	~	Power	r On Sequence					08h			
Politik	0		S	S/W Reset					08h			
U				I/W Reset					08h			
	,											
								!				
								¦ Ľ	egend			
				RDDPM(0Ah)				-	\sim	7!		
			I				Host	Co	mmand			
				▼			Driver			<u> </u>		
				Send 1 st Parameter	7				rameter	∠i –		
								! <u> </u>		\neg		
Flow Chart									isplay	ノ		
								$ \langle \rangle$	Action	>!		
									Node	ノ		
								Se	quentia			
									ansfer_	ノ		
										—'I		
										•		

RDDPM: Read Display Power Mode (0A00h)

1/10/2012

166

Version 0.01



RDDMADCTL: Read Display MADCTL (0B00h) Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 RDDMADCTL 0Bh 0B00h Read 00h D7 D6 D5 D4 D3 D2 D1 D0 NOTE: "-" Don't care This command indicates the current status of the display as described in the table below: Description Value Bit D7 Row Address Order (MY) "0" = Increment, "1" = Decrement D6 Column Address Order (MX) "0" = Increment, "1" = Decrement Row/Column Exchange (MV) "0"= Normal, "1"= Row/column exchange D5 Vertical refresh Order (ML) "0" = Increment, "1" = Decrement D4 Description "0" = RGB color sequence **RGB-BGR Order** D3 "1" = BGR color sequence Horizontal refresh Order (MH) D2 "0" = Increment, "1" = Decrement D1 Flip horizontal (RSMX) "0" = Normal, "1" = Horizontal flip Flip vertical (RSMY) D0 "0" = Normal, "1" = Vertical flip The read out value is always zero since above registers are RAM related, it can not used in NT35512 Restriction Availability Status Register Yes Sleep Out Availability Yes Sleep In Status **Default Value** Power On Sequence 00h Default S/W Reset 00h H/W Reset 00h Legend RDDMADCTL(0Bh) Host Command Driver Parameter Send 1st Parameter Display Flow Chart Action Mode Sequential transfer

1/10/2012

167

Version 0.01



PRELIMINARY

NT35512

Inst / Para	R/W	Ad	dress				Parame	ter				
inst / Para	R/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDCOLMOD	Read	0Ch	0C00h	00h	D7	D6	D5	D4	D3	D2	D1	D0
IOTE: "-" Don't car	e											
	This c	ommar	nd indicate	es the current status of	of the di	splay as	s descril	bed in tl	ne table	below:		
	E	Bit		Description					Valu	е		
	E)7	Not Defin	ed				'0" (not				
			DOD I I					= 16-bit /				
Description	D6	~ D4	RGB Inte	rface Color Format				: 18-bit / : 24-bit /		~	1	
Description	Г	03	Not Defin	ad				"0" (not				
		5	NOL Delli	leu			361 10	0 (1101	useu)			
	D2	~ D0	Not Defin	ed			Set to '	'0" (not	used)	lue		
		20					00110	с (ст				
						2111		۷				
Restriction	-			<u> </u>						3		
						<u> </u>			シア	1		
Deviator				Status				Av	\sim			
Register Availability				Sleep Out								
/ Wallability		-25		Sleep In	. (\bigcirc			Yes			
1	M	1)		\sim	////		$\mathbf{\Theta}$					
						5						
		0 0	5	Status	<u> </u>			Defa	ault Valı	Je		
Default	P 1-	- (Powe	On Sequence				Availability Yes Yes Default Value 70h				
Politik	5			S/W Reset					70h			
U -		ŃĬĬ	U F	I/W Reset					70h			
		\overline{U}										
		•						[egend			
			_]			i -	egenu			
			LF	RDDCOLMOD(0Ch)	J		11	!		7:		
						····· <u>·</u>	Host		mmand	_ ¦		
			Г		7	L	Driver	/ Par	rameter	7i		
			/ 9	Send 1 st Parameter	/					_ !		
Flow Chart				/				i (D	isplay)		
									Action			
										≤ 1		
									Node) į		
								Se	quentia			
									ansfer	<u> </u>		

RDDCOLMOD: Read Display Pixel Format (0C00h)

1/10/2012

168

Version 0.01



RDDIM: Read Dis	spiay i			Duun)								
Inst / Para	R/W		dress			1	Parame					
		MIPI	1	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDDIM	Read	0Dh	0D00h	00h	D7	D6	D5	D4	D3	D2	D1	D0
NOTE: "-" Don't car												
		T	nd indicate	es the current status of	of the	display as	s descril			below:		
		Bit		Description					alue			
		07		Scrolling On/Off		Set to "0'	•					
		06		al Scrolling On/Off		Set to "0'						
Description		05	Inversion			"1" = Inve					A	
Description)4	All Pixel (-		"1" = Wh						
)3	All Pixel (Off		"1" = Blae				l display	P	2
	D2	~ D0	Gamma (Curve Selection		"000" = 0 "010" = 0 "100" to	GC2, "	011" = 0	GC3		UP.	
Restriction					10	2				1		
Trestriction	_							-	-			
				Status	$\overline{\mathcal{H}}$				ailability			
Register			1	Sleep Out	6				Yes			
Availability			≥\\ {{	Sleep Out			\leq		Yes			
		25			2		$\overline{\mathbf{C}}$		163			
n	A			\sim								
					л							
		V	5	Status	9			Defa	ault Valu	ie		
Default		~ (Powe	On Sequence					00h			
	0		S	S/W Reset					00h			
U			U F	I/W Reset					00h			
	,	$\frac{1}{2}$										
					-				egend			
			_					_	e gene	_		
			L	RDDIM(0Dh)	J		Hact					
							Host		mmand	_ ¦		
			Г		7	L	Driver	Par	ameter	7		
			/ 9	Send 1 st Parameter	/			i⁄				
Flow Chart								i (D	isplay)		
									ation	~ I		
									ction			
									/lode	Di		
									quentia			
									ansfer_			
								~~		s i		
								<u> </u>		1		

RDDIM: Read Display Image Mode (0D00h)

1/10/2012

169

Version 0.01



RDDSM: Read Display Signal Mode (0E00h) Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 RDDSM Read 0Eh 0E00h 00h D7 D6 D5 D4 D3 D2 D1 D0 NOTE: "-" Don't care This command indicates the current status of the display as described in the table below: Description Value Bit D7 Tearing Effect Line On/Off "1" = On, "0" = Off D6 Tearing Effect Line Mode "1" = Mode 2, "0" = Mode 1 D5 Horizontal Sync. (HS, RGB I/F)On/Off "1" = HS bit is "1", "0" = HS bit is "0" Vertical Sync. (VS, RGB I/F)On/Off "1" = VS bit is "1", "0" = VS bit is "0" D4 Description "1" = PCLK line is On, "0" = PCLK line is Off D3 Pixel Clock (PCLK, RGB I/F)On/Off Data Enable (DE, RGB I/F)On/Off "1" = DE bit is "1", "0" = DE bit is "0" D2 Not Defined D1 Set to "0" (not used) Error on DSI D0 "1" = Error, "0" = No Error Note: Bit D5 to D2 indicate current status of the lines when this command has been sent. Restriction Status Availability Register Sleep Out Yes Availability Sleep In Yes Status Default Value Power On Sequence 00h Default S/W Reset 00h H/W Reset 00h Legend RDDSM(0Eh) Host Command Driver Parameter Send 1st Parameter Display Flow Chart Action Mode Sequential transfer

1/10/2012

170

Version 0.01



Address Parameter Inst / Para R/W D[15:8] (Non-MIPI) MIPI Others D7 D6 D5 D4 D3 D2 D1 D0 RDDSDR Read 0Fh 0F00h 00h D7 D6 D5 D4 D3 D2 D1 D0 NOTE: "-" Don't care This command indicates the current status of the display as described in the table below: Bit Description Value D7 Register Loading Detection D6 **Functionality Detection** See section 5.10 D5 **Chip Attachment Detection** D4 **Display Glass Break Detection** Description D3 Set to "0" (not used) Not Defined Not Defined Set to "0" (not used) D2 D1 Not Defined Set to "0" (not used) "0": Checksums are the same D0 Checksums Comparison "1": Checksums are not the same Restriction Status Availability Register Sleep Out Yes Availability Sleep In Yes Status Default Value Power On Sequence 00h Default S/W Reset 00h H/W Reset 00h Legend RDDSDR(0Fh) Host Command Driver Parameter Send 1st Parameter Display Flow Chart Action Mode Sequentia transfer

RDDSDR: Read Display Self-Diagnostic Result (0F00h)

1/10/2012

171

Version 0.01



SLPIN: Sleep In	(1000h	I)										
Inst / Para	R/W	Add	ress				Parame	ter				
motri ala	10,00	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
SLPIN	Write	10h	1000h			Ν	o Argun	nent				
NOTE: "-" Don't car	е											
Description	In this stoppe	Memo Memo In DC DI Interfa can sence formatioo Out-mod ing funct	rce / Ga ory Scar ternal O C / DC C ce as wil I PCLK, I n is valid de. ion does	the TFT LCD module C converter is stopped ate Output Bla n Operation scillator converter I as display data and HS and VS informatio d during 2 frames aft not work when there al oscillator for blank	registe n on R er Slee	nal displa play rs are st GB I/F f pp In co	ay oscill: STC STC	ator is s P DP mg. c displat if there	s c c c c c c c c c c c c c c c c c c c	and pa	comma al Mode	nd and
Restriction	the Sk It will voltag It will I	eep Out be nece es and c be neces	Comman essary to clock circ ssary to	effect when module is nd (11h). wait 5msec before s uits to stabilize. wait 120msec after se be sent.	ending	next co	ommano	d, this i	s to allo	ow time	for the	supply
Register Availability		lá,		Status Sleep Out Sleep In				Av	ailability Yes Yes	/		
Default			S	Status On Sequence 5/W Reset I/W Reset				Slee Slee	ault Valı p In Mo p In Mo p In Mo	de de		

172

Version 0.01





173

Version 0.01



		Add	ress					Parame	ter				
Inst / Para	R/W	MIPI	Others	D[15:8] (N	on-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
SLPOUT	Write	11h	1100h				N	lo Argur	nent				
NOTE: "-" Don't cai	re												
Description	This c In this starte	Memor Inte	rnal Os / DC Co to send valid at I		is enabled STOP STOP STOP and VS in	ST	ART	(I GB //F	f DISPO	Blank X N 29h is	CDP Memor set)	or Frame y Contents	and this
Restriction	NT35 Sleep reset. It will voltag NT35 there same NT35 It will	512 will of Out Mo be nece tes and of 512 load cannot to when th 512 is do be neces	do seque de can o essary to clock circ is all defa be any al is load is bing self- ssary to	nal oscillator ence control only be exit wait 5mse uits to stabi ault values o bnormal visu done and v diagnostic fi wait 120ms an be sent.	about gate by the Sk before s ize. of extende val effect of vhen the N unctions d	e contr ep In ending d and on the IT3551 uring th	ol signa Comma n next con test con display i 2 is alre his 5mse	ommand t mmand t mage if eady Sle ec. See), S/W d, this is o the re those c ep Out also see	reset co s to allo gisters default a -mode. ction 5.	ow time during and regi 10.	for the this 5m ister va	e supply sec and lues are
Register Availability				Status Sleep Out Sleep In					Av	ailability Yes Yes	y		
Default			S	Status On Sequer G/W Reset I/W Reset	nce				Slee Slee	ault Valı p In Mo p In Mo p In Mo	de de		

Version 0.01





175

Version 0.01



Inst / Para	R/W	Add	ress				Parame	ter				
Inst / Para	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
PTLON	Write	12h	1200h			Ν	o Argun	nent				
DTE: "-" Don't car	e											
Description	comm To lea	and (30H ve Partia	H) al mode,	on Partial mode. T the Normal Display I isual effect during m	Mode O	n comm	and (13	H) shou	ld be wi	ritten.		
Restriction	This c	ommanc	has no (effect when Partial D	isplay n	node is a	active.					
Register Availability		Normal N Partial N	/lode On, lode On, lode On,	Status Idle Mode Off, Slee Idle Mode On, Slee Idle Mode Off, Slee Idle Mode On, Slee Sleep In	p Out o Out			Av	ailability Yes Yes Yes Yes Yes			
Default Flow Chart	See P	artial Are	S Н	Status On Sequence W Reset /W Reset			3	Norma Norma	ult Valu al Mode al Mode al Mode	On On		

PTLON: Partial Display Mode On (1200h)

1/10/2012

Version 0.01



PRELIMINARY

ORON: Norma	<u> </u>	-	-	•)	4							
Inst / Para	R/W	Address		Parameter D[15:8] (Non-MIPI) D7 D6 D5 D4 D3						D2	D1	DC			
NORON	Write	MIPI 13h	Others 1300h	D[15:8] (Non-MIPI)	D7		D5 D5 Argun	D4	D3	D2	וט	DU			
OTE: "-" Don't ca		1311	130011			INC	JAIgui	lient							
Description	This c Norma Exit fr	This command returns the display to normal mode. Normal display mode on means Partial mode off. Exit from NORON by the Partial mode On command (12h) There is no abnormal visual effect during mode change from Partial mode On to Normal mode On.													
Restriction	This c	This command has no effect when Normal Display mode is active.													
Register Availability		Status Sleep Out Sleep In					Availabiliity Yes Yes								
Default		Status Power On Sequence S/W Reset H/W Reset						Default Value Normal Mode On Normal Mode On Normal Mode On							
Flow Chart	See P	artial Ar	ea Defini	tion Descriptions for c	details c	t when t	to use t	his com	mand						

NORON: Normal Display Mode On (1300h)

1/10/2012

177

Version 0.01



INVOFF: Display Inversion Off (2000h) Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 INVOFF Write 20h 2000h No Argument NOTE: "-" Don't care This command is used to recover from display inversion mode. This command does not change any other status. (Example) Memory Description Restriction This command has no effect when module is already in Inversion Off mode. Status Availability Register Sleep Out Yes Availability Sleep In Yes Status Default Value Power On Sequence **Display Inversion off** Default S/W Reset **Display Inversion off** H/W Reset **Display Inversion off** Legend **Display Inversion** On Mode Command Parameter INVOFF(20h) Display Flow Chart Action **Display Inversion** Mode Off Mode Sequential transfer

1/10/2012

178

Version 0.01



INVON: Display Inversion On (2100h)													
Inst / Para	R/W		ress	Parameter									
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
INVON	Write	21h	2100h			N	o Argun	nent					
NOTE: "-" Don't car	P This command is used to enter display inversion mode.												
Description	This c To exi (Exam	ommand t from D ıple)	does no isplay Inv	Memory	tatus. ay Inver	sion Off		Display		d be wri	itten.	1	
Restriction	This command has no effect when module is already in Inversion On mode.												
Register Availability	Status Availability Sleep Out Yes Sleep In Yes												
Default			S	Status On Sequence W Reset				Display Display Display	Inversio	on off on off on off			
Flow Chart		Π _		isplay Inversion Off Mode INVON(21h) isplay Inversion On Mode)				Display Action Mode				

179

Version 0.01



ALLPOFF: All Pixel Off (2200h)

last (Dava	DAM	Address		Parameter									
Inst / Para	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
ALLPOFF	Write	22h	2200h			N	o Argun	nent					
NOTE: "-" Don't care													
Description	registe	er can be	e on or of d does no	he display panel bla ff. bt change any other s		leep Ou	ut mode	Display	status	of the I	Display	On/Off	
	is sho	wing the	display o	nal Display Mode Or daya after "Normal D	isplay O	n" comr	nand.		this mo	xample) ode. The		y panel	
Restriction	This c	ommano	has no	effect when module i	s alread	y in All I	Pixel Of	f mode.	216	-			
Register Availability		<u>r</u> f		Status Sleep Out Sleep In			3	Av	ailability Yes Yes				
Default			S	Status On Sequence W Reset	JE			All All	ault Valu pixel of pixel of pixel of	f			
Flow Chart				Normal Display Mode On ALLPOFF(22h) Black Display)				Display Action Mode				

1/10/2012

180

Version 0.01


ALLPON: All Pixel On (2300h)



1/10/2012

181

Version 0.01



GAMSET: Gamma Set (2600h) Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 GAMSET Write 26h 2600h 00h GC7 GC6 GC5 GC4 GC3 GC2 GC1 GC0 NOTE: "-" Don't care This command is used to select the desired Gamma curve for the current display. A maximum of 4 curves can be selected. The curve is selected by setting the appropriate bit in the parameter as described in the Table. GC[7:0] Parameter Curve Selected 01h GC0 Gamma Curve 1 (G=2.2) Description GC1 Reserved 02h GC2 04h Reserved GC3 08h Reserved Note: All other values are undefined. Values of GC [7:0] not shown in table above are invalid and will not change the current selected gamma Restriction curve until valid is received. Status Availability Register Sleep Out Yes Availability Sleep In Yes Status ((Default Value Power On Sequence 01h Default S/W Reset 01h H/W Reset 01h Legend GAMSET(26h) Command Parameter GC[7:0] Display Flow Chart Action New Gamma Mode Curve Loaded Sequential transfer

1/10/2012

182

Version 0.01



DISPOFF: Display Off (2800h) Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 DISPOFF Write 28h 2800h No Argument NOTE: "-" Don't care This command is used to enter into DISPLAY OFF mode. In this mode, the display data is disables and blank page inserted. This command does not change any other status. There will be no abnormal visible effect on the display. Memory (Example) Disnl Description Restriction This command has no effect when module is already in Display Off mode Status Availability Register Sleep Out Yes Availability Sleep In Yes Status Default Value Power On Sequence Default Display off S/W Reset Display off H/W Reset Display off Legend **Display On Mode** Command Parameter DISPOFF(28h) Display Flow Chart Action **Display Off Mode** Mode Sequential transfer

1/10/2012

183

Version 0.01



-		Δdd	ress				Parame	tor				
Inst / Para	R/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
DISPON	Write	29h	2900h				o Argur		00	52		00
IOTE: "-" Don't car		2311	230011			IN	o Aigui	nont				
Description	This c	ommano	d does no	to recover from DISP ot change any other s		FF mod		splay	display	data is o		
Restriction	This c	ommano	has no	effect when module is	s alread	y in Dis	play On	mode.				
Register Availability				Status Sleep Out Sleep In				Av	ailability Yes Yes			
Default			S	Status On Sequence W Reset W Reset))	Dis Dis	ult Valu play of play of	f		
Flow Chart	6			isplay Off Mode DISPON(29h))				Legen ommar aramet Display Action Mode equent transfe			

DISPON: Display On (2900h)

1/10/2012

184

Version 0.01



PTLAR: Partial Area (3000h~3003h)

Inst / Para	R/W	Add	ress				Parame	ter				
ilist / Para		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
			3000h	00h	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8
PTLAR	Write	30h	3001h	00h	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0
FILAN	white	3011	3002h	00h	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8
			3003h	00h	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0
NOTE: "-" Don't car	е											
Description	comm figures If End	and, the s below. Row > S Star PSL PEL End PEL Star Row < S End PEL Star Row < S	first defi PSL and Start Rov Row [15:0] Row [15:0] [15:0] [15:0] [15:0] [15:0] [15:0] Row [15:0] [15:0] [15:0] [15:0] [15:0] [15:0]	s the partial mode's ines the Start Row (F d PEL refer to the Fra v when MADCTL ML v when MADCTL ML v when MADCTL ML	PSL) and ime Mer =0: Non-d Non-d =1: Non-d =0:	d the semory row isplay Ar isplay Ar isplay Ar isplay Ar splay Ar	cond the v address ea ea ea ea ea	e End R ss count	ow (PE ter.		ustratec	I in the

1/10/2012

185

Version 0.01



	$\begin{array}{l} {\sf PSL}[15:0] \text{ and } {\sf PEL}[15:0] \text{ should have below range} \\ {\sf 480RGBx1024: 0 \leq {\sf PSL}[15:0], {\sf PEL}[15:0] \leq 102 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PEL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PEL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PEL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PEL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL}[15:0], {\sf PSL}[15:0] \leq 863 \\ {\sf 480RGBx864: 0 \leq {\sf PSL}[15:0], {\sf PSL$	035Fh), $ PEL-PSL \leq 863 \ (035Fh)$
Destriction	480 RGBx854: 0 \leq PSL[15:0], PEL[15:0] \leq 853	
Restriction	480 RGBx800: 0 \leq PSL[15:0], PEL[15:0] \leq 799 480 RGBx720: 0 \leq PSL[15:0], PEL[15:0] \leq 719 4	
	480 RGBx640: 0 \leq PSL[15:0], PEL[15:0] \leq 639	
	480 RGBx360: 0 \leq PSL[15:0], PEL[15:0] \leq 359	
	480 RGBx320: 0 \leq PSL[15:0], PEL[15:0] \leq 319	
	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
		Default Value
	Status	PEL[15:0]
		03FFh (1023d) if 480RGBx1024
		0317h (1023d) if 400NGBX1024
		0355h (853d) if 480RGBx854
2		031Eb (700d) if 480BGBy800
	Power On Sequence	0000h 02CFh (719d) if 480RGBx720
		027Fh (639d) if 480RGBx640
		0167h (359d) if 480RGBx360
		0137h (319d) if 480RGBx320
V		03FFh (1023d) if 480RGBx1024
		035Fh (863d) if 480RGBx864
Default		0355h (853d) if 480RGBx854 031Fh (799d) if 480RGBx800
	S/W Reset	0000h 02CFh (719d) if 480RGBx720
		027Fh (639d) if 480RGBx640
		0167h (359d) if 480RGBx360
		0137h (319d) if 480RGBx320
		03FFh (1023d) if 480RGBx1024
		035Fh (863d) if 480RGBx864
		0355h (853d) if 480RGBx854
	H/W Reset	0000h 031Fh (799d) if 480RGBx800
		02CFh (719d) if 480RGBx720
		027Fh (639d) if 480RGBx640
		0167h (359d) if 480RGBx360 0137h (319d) if 480RGBx320

1/10/2012

186

Version 0.01





1/10/2012

187

Version 0.01



Parameter Address Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 IDMOFF Write 3800h 38h No Argument NOTE: "-" Don't care This command is used to recover from Idle mode on Description In the idle off mode, display panel can display maximum 16.7M colors. Restriction This command has no effect when module is already in Idle Off mode. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Register Normal Mode On, Idle Mode On, Sleep Out Yes Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes **Default Value** Status Power On Sequence Idle Mode off Default S/W Reset Idle Mode off Idle Mode off H/W Reset Legend Idle On Mode Command Parameter IDMOFF(38h) Display Flow Chart Action Idle Off Mode Mode Sequential transfer

IDMOFF: Idle Mode Off (3800h)

1/10/2012

188

Version 0.01



							_						
Inst / Para	R/W		ress					Parame					
		MIPI		D[15:8] (No	n-MIPI)	D7	D6	D5	D4	D3	D2	D1	D
IDMON	Write	39h	3900h				No	o Argun	nent				
DTE: "-" Don't car	()												
Description	This c In the each F	idle on r	node, col d B in Fra Mer R7R6R5F 0XX 0XX 1XX 0XX 1XX 0XX 1XX	to enter into or expressio ime Memory mory Memory Co R4R3R2R1R0 XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXX	ntents vs R ₇ G ₆ G 0) 0) 0) 1) 1) 1)	. Displa . Displa . Displa . Construction . Displa . Construction . Cons	lata is di ay Colors agG1G0 xx xx xx xx xx xx xx xx xx xx	Splayed Splayed B7B6E 02 12 02 12 02 02 02 02 02 02 02 02 02 02 02 02 02			colors u	sing M	SB of
Restriction				effect when i		XXXXX			(XXXX) de		<u> </u>		
	1110 0						, iuic	511110					
Register Availability	1	Normal N Partial N	Mode On, Iode On, Iode On,	Status Idle Mode C Idle Mode C Idle Mode C Idle Mode C Sleep In	Dn, Sleep)ff, Sleep	Out Out			Av	ailabilit Yes Yes Yes Yes Yes	У		
Default			S	Status On Sequend W Reset W Reset	ce				ldle Idle	ault Va Mode Mode Mode	off off		

1/10/2012

Version 0.01





1/10/2012

190

Version 0.01



NT35512

COLMOD: Interfa		-	-				D						
Inst / Para	R/W	Add			D 7		Parame		Da		D.	D.	
001 1100	AL	MIPI		D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
COLMOD NOTE: "-" Don't car	Write	3Ah	3A00h	00h	VIPF3	VIPF2	VIPF1	VIPFU	IFPF3	IFPF2	IFPF1	IFPF	
NOTE Dont Car	This c			to define the format of mats are shown in the NAME	ne table	-		DESCI	be tran RIPTIO		via the F	GB of	
Description	V	IPF[3:0]	Pixel F	ormat for RGB Inter	ace	"0110" = "0111" = The othe	⊧ 24-bit/p	oixel	d	n A		~	
		PF[3:0]	Not De		<u>n 11</u>	Set to "C)" (not u	sed)		3			
Restriction	There	here is no visible effect until the display data is written to.											
Register Availability		Status Availability Sleep Out Yes Sleep In Yes											
Default			S	Status On Sequence /W Reset /W Reset				Defa	ault Valu 70h 70h 70h	e			
Flow Chart		U .		4-bit/pixel Mode	7				Legen ommar aramet Display Action Mode equent				

..... Div (2 A 00h)

1/10/2012

191

Version 0.01



Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 Write DSTBON 4F00h DSTB Х 00h 0 0 0 0 0 0 0 NOTE: "-" Don't care This command is used to enter deep standby mode. DSTB="1", enter deep standby mode. Notes: 1. Before setting this command, enter Sleep In Mode (1000h) and Display Off (2800h) first. Description User can not write this register in Sleep-Out and Display-On mode. 2. It can not exit Deep Standby Mode while setting bit DSTB from "1" to "0". 3. To exit Deep Standby Mode, input low pulse more than 3 msec to pin RESX. 4. When Driver IC in Deep Standby Mode, the lane status of DSI must keep to LP-00. Restriction Status Availability Register Sleep Out Yes Availability Sleep In Yes Status Default Value Power On Sequence DSTB = "0" Default S/W Reset DSTB = "0" H/W Reset DSTB = "0" Legend Sleep In and **Display Off Mode** Command Parameter DSTBM (4Fh) Display Flow Chart Parameter DSTB = 1 Action Mode Deep Standby Mode Sequential transfer

DSTBON: Deep Standby Mode On (4F00h)

1/10/2012

192

Version 0.01



Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 WRDISBV Write 5100h 00h DBV7 DBV6 DBV5 DBV4 DBV3 DBV2 DBV1 DBV0 51h NOTE: "-" Don't care This command is used to adjust brightness value. In principle relationship is that 00h value means the lowest brightness and FFh value means the highest brightness Brightness (%) DBV[7:0] Brightness (Ratio) 00h 0/256 0% Description 01h 2/256 0.78125% : : : 255/256 99.609375% FEh FFh 256/256 100% Restriction The display supplier cannot use this command for tuning (e.g. factory tuning, etc.) Status Availability Register Sleep Out Yes Availability Sleep In Yes Status (Default Value Power On Sequence 00h Default S/W Reset 00h H/W Reset 00h Legend WRDISBV(51h) Command Parameter Parameter DBV[7:0] Display Flow Chart **New Brightness** Action Loaded Mode Sequential transfer

WRDISBV: Write Display Brightness (5100h)

1/10/2012

193

Version 0.01



RDDISBV: Read	Displa	y Brigl	ntness	(5200h)									
Inst / Para	R/W	Add	ress				Parame	ter					
liist / I ala	11/ 11	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDDISBV	Read	52h	5200h	00h	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	
NOTE: "-" Don't car	e												
Description		ciple rel		brightness value. b is that 00h value me	eans the	e lowest	brightn	ess and	FFh va	lue mea	ans the I	highest	
Restriction	-												
Register Availability			:	Status Sleep Out Sleep In				Av	ailability Yes Yes			2	
Default			ę	Status r On Sequence S/W Reset			S	Defa	ault Valu 00h 00h 00h	Je			
Flow Chart				RDDISBV(52h) Send Parameter DBV[7:0]	7		Host Driver		egend mmand rameter isplay action Node				
		Sequential											

4 Dia . Dright (E000h)

1/10/2012

194

Version 0.01



Inst / Para	R/W	Add	dress				Parame	ter				
inst / Para	Fi/ VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D
WRCTRLD	Write	53h	5300h	00h	0	0	BCTRL	0	DD	BL	0	0
OTE: "-" Don't ca	re						8		8			
	This c	omman	d is used	to control ambient lig	ht, bri	ghtness	and gan	nma set	ting.			
		-		ntrol Block On/Off								
		1		ys used to switch brig	htnes	s for disp	olay with		-	· ·	ling to D	DD bi
	BC	TRL		DESCRIPTION					PWM Pi			
		0	Off, DBV[7:0]	aro 00h			POL="0 POL="1		· ·	. 0	n	
	-		ов v[7.0] On,				POL= 1					
		1	,	are active			/POL="1				2/1/	-
	DD: D			Control On/Off				212				,
		DD	<u> </u>	DESCRIPTION								
		0	Display d	imming is off		21/1						
Description		1	Display d	imming is on	11		くしい			3		
Booonplion		•		Dn/Off without Dimmir					all	2		
				om "On" to "Off", disc	play bri	ightness	is turne	d off wi	thout gra	adual di	mming,	eve
			DD="1")	s selected.	U				OON Pir			
		BL	2₩{	DESCRIPTION			NPOL="(\sim	<u></u>		activa)	
	25	0 0	Off		Π		NPOL="	•		•	,	
~	11		"				NPOL="(-		<u> </u>	
			On		ルト		NPOL="	•	•		,	
//////////////////////////////////////				is adapted to the brig	ghtnes	s registe	ers for di	splay w	hen bit	BCTRL	is char	nged
				+→1 or 1+→0.								
				te commands are val	lid, bu	t there is	s no effe	ct (exc	ept regi	sters ca	n be ch	ange
Restriction	wnen	write co	ommanos	are used.								
Restriction	-	$\frac{1}{\sqrt{2}}$										
				Status				۸,	ailability			
Register				Sleep Out					Yes	y		
Availability				Sleep Out					Yes			
									100			
				Status				Def	ault Valı	Je		
			Powe	r On Sequence					00h			
Default												_
Default				S/W Reset					00h			

WRCTRLD: Write CTRL Display (5300h)

1/10/2012

Version 0.01





1/10/2012

196

Version 0.01



Inot / Dava	R/W	Add	dress				Parame	ter				
Inst / Para	H/VV	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCTRLD	Read	54h	5400h	00h	0	0	BCTRL	0	DD	BL	0	0
NOTE: "-" Don't ca	re								<u> </u>	8		
Description	This c BCTR The B BC DD: D DD: D EL: Ba When dimmi	L: Brigh <u>CTRL</u> b <u>TRL</u> 0 (1 1 (1 <u>1</u> <u>1</u> 1 1 1 1 1 1 1 1 1 1 1 1 1	itness Co it is alway Off, DBV[7:0] Dn, DBV[7:0] Display di Display di Control C change fre	ambient light, brightn ntrol Block On/Off ys used to switch brig DESCRIPTION are 00h. are active Control On/Off DESCRIPTION mming is off mming is on On/Off without Dimmit om "On" to "Off", disp s selected. DESCRIPTION	htness	for disp LEDPV LEDPV LEDPV LEDPV	lay with VPOL="(VPOL=" VPOL=" VPOL=" vpoL="	dimmin LEDF D": PWN I": PWN D": PWN I": PWN	g effect PWM Pi A keep h A output A output	(accord n ow (for h nigh (for (high le (low lex	nigh acti low acti vel is du	ve) ve) ity) ty)
Register	The d DD=" [.] <i>Note</i> :	1 imming I", e.g. E All read	3CTRL: 0 d and write mmands	is adapted to the brig →1 or 1→0. te commands are val are used. Status	-	LEDPV LEDPV LEDPV s registe	VPOL=" VPOL=" VPOL=" rs for di	1": PWN 0": PWN 1": PWN splay w ct (exce	A keep h A output A output then bit ept regis	t (high le t (low lev BCTRL sters ca	low acti vel is du vel is du is chan	ve) ity) ty) ged a
Register	The d DD=" [.] <i>Note</i> :	1 imming I", e.g. E All read	On function 3CTRL: 0 d and write mmands	→1 or 1→0. te commands are value are used. Status Sleep Out	-	LEDPV LEDPV LEDPV s registe	VPOL=" VPOL=" VPOL=" rs for di	1": PWN 0": PWN 1": PWN splay w ct (exce	A keep h A output A output then bit ept regis ailability Yes	high (for t (high le t (low lev BCTRL sters ca	low acti vel is du vel is du is chan	ve) uty) ty) ged
	The d DD=" [.] <i>Note</i> :	1 imming I", e.g. E All read	On function 3CTRL: 0 d and write mmands	→1 or 1→0. te commands are value are used. Status Status	-	LEDPV LEDPV LEDPV s registe	VPOL=" VPOL=" VPOL=" rs for di	1": PWN 0": PWN 1": PWN splay w ct (exce	A keep h A output A output then bit ept regis	high (for t (high le t (low lev BCTRL sters ca	low acti vel is du vel is du is chan	ve) uty) ty) ged
Register	The d DD=" [.] <i>Note</i> :	1 imming I", e.g. E All read	On function 3CTRL: 0 d and write mmands	→1 or 1→0. te commands are value are used. Status Sleep Out	-	LEDPV LEDPV LEDPV s registe	VPOL=" VPOL=" VPOL=" rs for di	1": PWN 0": PWN 1": PWN splay w ct (exce	A keep h A output A output then bit ept regis ailability Yes	high (for t (high le t (low lev BCTRL sters ca	low acti vel is du vel is du is chan	ve) uty) ty) ged

RDCTRLD: Read CTRL Display Value (5400h)

1/10/2012

Version 0.01



NT35512



1/10/2012

198

Version 0.01



NT35512

WRCABC: Write	Conte	ent Ada	ptive B	rightness Control	(5500l	ר)						
Inst / Para	R/W	Ado	dress				Parame	ter				
liist / T ala	11/ 11	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRCABC	Write	55h	5500h	00h	0	0	0	0	0	0	C1	C0
NOTE: "-" Don't car												
				to On/Off CABC, whi		defined	on a tab	ole belo	w.			
	С	1	C0		nction							
	0		0	Off								
Description	0		1	CABC ON								
	1		0	CABC ON						~	Λ	
	1		1	CABC ON						n IR		
									191	1	シート	2
Restriction	Thic r	ogistor i	e eveebre	pized with V even by	intorna	l oirouit	0	<u>> ि</u>	+++		×	
	111510	ะษารเษา	SSYNCIAL	nized with V-sync by	menta			>	91 9			
				Status				٨	ailability	,		
Register				Sleep Out				Av	Yes			
Availability				Sleep Un		<u> </u>		~	Yes	>		
							1		103			
			<u></u>		V		$\overline{2}$		D			
		15	$\sum V \leq$		~ (\sim			U			
	N	1		Status				Defa	ault Valu	le		
Default			Power	On Sequence					00h			
		70	S	W Reset	リピ				00h			
<u> </u>	<u> </u>			/W Reset					00h			
	~											
		\mathbb{N}						[I		
								i	Leger	ia i		
		U	Γ	WRCABC(55h)						<u>—</u> i		
			L					iro	Comma	nd ¦		
				V	7							
			/ F	arameter: C[1:0]	/			¦/ ŀ	Parame	ter / i		
			/ '		/			1	Disula			
Flow Chart			<u> </u>	⁄	/				Displa	<u> </u>		
									Action	<u> </u>		
				New Adaptive	$\mathbf{\mathbf{N}}$					<u> </u>		
			$\overline{}$	Image Mode					Mode	!		
			~						Sequen	tia		
									transfe			
										i		
										/		

at Ada otiv Dright J (5500b) C ... ~ ...

1/10/2012

199

Version 0.01



Inst / Para	R/W	Add	dress				Parame	ter				
inst / i aia	11/99	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDCABC	Read	56h	5600h	00h	0	0	0	0	0	0	C1	C0
OTE: "-" Don't car	e											
Description	This o	nality. ⁻		ed to read the settin f status are defined o Fun Off CABC ON CABC ON CABC ON				t basec	d adapti	ive brig	htness	contro
Restriction	-									100		
Register Availability				Status Sleep Out Sleep In				Av	ailability Yes Yes			
Default			S	Status On Sequence /W Reset /W Reset			2	Defa	ault Valu 00h 00h 00h	Je		
Flow Chart				RDCABC(56h) Send Parameter C[1:0]	7		Host Driver		Leger Comma Parame Displa Action Mode			

RDCABC: Read Content Adaptive Brightness Control (5600h)

1/10/2012

200

Version 0.01



WRCABCMB: W	rite CA	ABC mi	nimum	brightness (5E0	0h)							
Inst / Para	R/W	Add	ress				Param	eter				
inst / i aia	11/00	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
WRCABCMB	Write	5Eh	5E00h	00h	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0
NOTE: "-" Don't ca	re											
Description	In prin	nciple rel	ationshi	to set the minimun o is that 00h value for CABC.								means
Restriction	-											
Register Availability				Status Sleep Out Sleep In				A	vailabilit Yes Yes			1
Default		A.C.	S	Status r On Sequence S/W Reset				Det	fault Val 00h 00h 00h	De		
Flow Chart			Pa	VRCABCMB(5Eh arameter CMB[7:0 New Display uminance Value Loaded					Leger Comma Parame Displa Action Mode Sequer transf	and eter ay n n n n n n n n n n n n n n n n n n		

WRCABCMB: Write CABC minimum brightness (5E00h)

1/10/2012

201

Version 0.01



Address Parameter Inst / Para R/W MIPI Others D[15:8] (Non-MIPI) D7 D6 D5 D4 D3 D2 D1 D0 CMB5 RDCABCMB Read 5Fh 5F00h 00h CMB7 CMB6 CMB4 СМВЗ CMB0 CMB2 CMB1 NOTE: "-" Don't care This command return the minimum brightness value of CABC function In principle relationship is that 00h value means the lowest brightness for CABC and FFh value means Description the highest brightness for CABC. CMB[7:0] is minimum brightness for CABC specified with "WRCABCMB Write CABC minimum brightness (5Eh)" command. Restriction Availability Status Register Sleep Out Yes Availability Sleep In Yes Status Default Value Power On Sequence 00h Default S/W Reset 00h H/W Reset 00h Legend RDCABCMB(5Fh) Command Host Driver Parameter Send Parameter CMB[7:0] Display Flow Chart Action Mode Sequential transfer

RDCABCMB: Read CABC minimum brightness (5F00h)

1/10/2012

202

Version 0.01



NT35512

RDID1: Read ID1	Value	e (DA00	h)										
Inst / Para	R/W	Add				-	Parame	ter					
		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDID1	Read	DAh	DA00h	00h	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	
NOTE: "-" Don't car	r												
Description	This r	ead byte	identifie	s the TFT LCD modu	ule's ma	nufactur	re ID.						
Restriction	-												
Register Availability		Status Availability Sleep Out Yes Sleep In Yes											
Default		Status Default Value Power On Sequence MTP Value 00h S/W Reset MTP Value 00h H/W Reset MTP Value 00h											
Flow Chart				RDID1(DAh) Send Parameter ID1[7:0]	7		Host Driver		ommar aramete Display Action Mode equent transfe				

1/10/2012

203

Version 0.01



NT35512

Inst / Para	R/W	Add	ress				Parame	ter				
inst / Para	H/W	MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0
RDID2	Read	DBh	DB00h	00h	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID2
IOTE: "-" Don't cai	re											
Description	made	to the d	ad byte is used to track the TFT LCD module/driver version. It is changed each time a version of the display, material or construction specifications. eter Range: ID2 = 80h to FFh									
Restriction	-											
Register Availability				Status Sleep Out Sleep In				Av	ailability Yes Yes			2
Default				Status On Sequence //W Reset //W Reset		Default Value After MTP Before MTP MTP Value 80h MTP Value 80h MTP Value 80h)h)h	
Flow Chart			s	RDID2(DBh)	7		Host Driver		Display Action Mode equent			

Б

1/10/2012

204

Version 0.01



NT35512

RDID3: Read ID3	8 Value	e (DC00	h)										
Inst / Para	R/W	Add	ress				Parame	ter					
inst / Fala		MIPI	Others	D[15:8] (Non-MIPI)	D7	D6	D5	D4	D3	D2	D1	D0	
RDID3	Read	DCh	DC00h	00h	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	
NOTE: "-" Don't car	re												
Description	This p	aramete	er read by	te identifies the TFT/	LCD m	odule/dr	iver.						
Restriction	-												
Register Availability		Status Availability Sleep Out Yes Sleep In Yes											
Default		Status Default Value After MTP Before MTP Power On Sequence MTP Value 00h S/W Reset MTP Value 00h H/W Reset MTP Value 00h											
Flow Chart				RDID3(DCh) Send Parameter ID3[7:0]	7		Host Driver		Legeno ommar arameto Display Action Mode equent transfe				

BDID3: Read ID3 Value (DC00b)

1/10/2012

205

Version 0.01



7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage	VDDA, VDDB, VDDR,VDDAM	-0.3 ~ +5.5	V
Supply voltage (Logic)	VDDI	- 0.3 ~ +5.5	V
Supply voltage (Digital)	DVDD	-0.3 ~ +2.0	V
Supply voltage (M)/)	AVDD-VSS	-0.3 ~ +6.6	V
Supply voltage (MV)	AVEE-VSS	+0.3 ~ -6.6	V
	VGH-VSS	-0.3 ~ +19.5 🔥	1
Supply voltage (H)()	VGLX-VSS	+0.3 ~ -19.5	V.
Supply voltage (HV)	VGH-VGLX (VGHO-VGLO)	-0.3 ~+33	
Logic Input voltage range	VIN	0.3 ~ VDDI + 0.3	V
Logic Output voltage range	VO	- 0.3 ~ VDDI + 0.3	V
Differential Input Voltage	HSSI_CLK_P/N, HSSI_DATA0_P/N, HSSI_DATA1_P/N	-0.3 ~ +1.8	V
Operating temperature range	TOPR	-40 ~ +85	°C
Storage Temperature range	TSTG	-55~+125	°C
IOTE:			

1. VSS means VSSA, VSSR, VSSB, AVSS and VSSAM.

2. If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

1/10/2012

206

Version 0.01



NT35512

7.2 DC Characteristics

7.2.1 Basic Characteristics

Devemeter	Cumhal	Conditions	S	pecification	on	Unit	Related
Parameter	Symbol	Conditions	MIN	ТҮР	MAX	Unit	Pins
		Power & Operation V	/oltage				
Analog Operating voltage	VDD	Operating Voltage	2.5	2.75	3.3	V	Note 1, 2
Logic Operating voltage	VDDI	I/O supply voltage	1.65	1.8	3.3	V	Note 1, 2
	•	Input / Output					
Logic High level input voltage	VIH	VDDI=1.65~3.3V	0.7 VDDI	-	VDDI	V	Note 1, 2, 3
Logic Low level input voltage	VIL	VDDI=1.65~3.3V	VSSI	-	0.3 VDDI	V	Note 1, 2, 3
Logic High level output voltage	VOH	VDDI=1.65~3.3V IOH = -1.0mA	0.8 VDDI	-	VDDI	Ń	Note 1, 2, 5
Logic Low level output voltage	VOL	VDDI=1.65~3.3V IOL = +1.0mA	VSSI		0.2 VDDI	V	Note 1, 2, 5
Logic High level leakage (Except MIPI)	ILIH	Vin=0~VDDI				μA	Note 1, 2, 3
Logic Low level leakage (Except MIPI)	ILIL	Vin=0~VDDI				μA	Note 1, 2, 3
Logic High level leakage (MIPI)	ILIH	Vin=0~VDDAM		<u>n -</u> [[μΑ	Note 2, 8
Logic Low level leakage (MIPI)		Vin=0~VDDAM			V -	μA	Note 2, 8
		DC/DC Converter Op	eration				
AVDD booster voltage	AVDD		4.5	-	6.5	V	Note 2, 7
AVEE booster voltage	AVEE		-6.5	-	-4.5	V	Note 2, 7
VGL booster voltage	VCL		-2.5	-	-4.0	V	Note 2, 7
VGH booster voltage	VGH		AVDD +VDDB	-	2AVDD -AVEE	V	Note 2, 6
VGLX booster voltage	VGLX	-	AVEE +VCL	-	2AVEE -AVDD	v	Note 2, 6
Voltage difference between VGH and VGLX	VGHL	VGH-VGLX	-	-	30	V	Note 2
Oscillator tolerance	∆OSC	25 ºC	-5	-	5	%	
		Source Driver					
	VGMP	-	3.0	-	6.1	V	Note 2
Gamma reference voltage	VGSP	-	0.0	-	3.1	V	Note 2
Gamma reference voltage	VGMN	-	-6.1	-	-3.0	V	Note 2
	VGSN	-	-3.1	-	0.0	V	Note 2
Output offset voltage	VOFSET	-	-	-	45	mV	Note 4
Output deviation voltage	Vdev	Sout≥4.0V, Sout≥1.0V	-	20	30	mV	Note 4
capa deviation volage	1001	1.0V <sout<4.0v< td=""><td>-</td><td>10</td><td>15</td><td>mV</td><td>Fig.7.2.2</td></sout<4.0v<>	-	10	15	mV	Fig.7.2.2

1/10/2012

207

Version 0.01



Note 1) VDDI=1.65 to 3.3V, VDD=2.5 to 3.3V, VSSI=VSS=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage) VDD means VDDA, VDDR, VDDB, VDDIM, VDDAM and VSS means VSSA, VSSR, VSSB, AVSS, VSSIM, VSSAM. VDDB, VDDA and VDDR should be the same input voltage level.

Note 2) When the measurements are performed with module, measurement points are like below.

- Note 3) RESX, SCL, CSX, D[23:0], D/CX, PCLK, VS, HS, DE, SDI, NBWSEL, DSWAP, PSWAP, LANSEL, EXB1T, EXB2T, VGSW[3:0], IM[3:0].
- Note 4) Channel loading= 40pF / channel, Ta=25 °C.
- Note 5) SDO, ERR, GPO[3:0] and Test pins
- Note 6) VDDB=2.8V, Ta=25 °C, no load on panel and Iload=2mA, |Output Voltage Target Voltage| < 100mV.

Note 7) VDDB=2.8V, Ta=25 °C, no load on panel and Iload=TBDmA, power pad serial resistor is smaller than maximum value. Note 8) Vin = 0 to VDDAM, VDD=2.5 to 3.3V, VDDI=1.65 to 3.3V, VSSAM=VSS=0V, Ta=-30 to 70 °C (to +85 °C no damage).



Fig. 7.2.2 Source output deviation

1/10/2012

208

Version 0.01



7.2.2 MIPI Characteristics

7.2.2.1 DC Characteristics for DSI LP Mode

Devemeter	Cymhal	Conditions	S	Specificatio	n	UNIT
Parameter	Symbol	Conditions	MIN	ТҮР	MAX	UNIT
Logic high level input voltage	VIHLPCD	LP-CD	450	-	1350	mV
Logic low level input voltage	VILLPCD	LP-CD	0	-	200	mV
Logic high level input voltage	Vihlprx	LP-RX (CLK, D0, D1)	880	-	1350	mV
Logic low level input voltage	Villprx	LP-RX (CLK, D0, D1)	0		550	mV
Logic low level input voltage	VILLPRXULP	LP-RX (CLK ULP mode)	0		300	mV
Logic high level output voltage	Vohlptx	LP-TX (D0)	J.	Al n	1.3	V
Logic low level output voltage	Vollptx	LP-TX (D0)	-50		50	mV
Logic high level input current	Ін	LP-CD, LP-RX			10	μA
Logic low level input current		LP-CD, LP-RX	-10		-	μA
Input pulse rejection	SGD	DSI-CLK+/-, DSI-Dn+/- (Note 3)	ノー	-	300	Vps

Note 1) VDDI=1.65~3.3V, VDD=2.5 to 3.3V, VSSI=VSS=VSSAM=0V, Ta=-30 to 70 °C (to +85 °C no damage). VDD means VDDAM, VDDA, VDDB, VDDB and VSS means VSSAM, VSSA, VSSB, VSSB, AVSS.

Note 2) DSI high speed is off.

Note 3) Peak interference amplitude max. 200mV and interference frequency min. 450MHz.



Fig. 7.2.3 Spike/Glitch rejection-DSI

1/10/2012

209

Version 0.01



7.2.2.2 DC Characteristics for DSI HS Mode

Parameter	Symbol	Conditions	S	pecificatio	n	UNIT
Parameter	Symbol	Conditions	MIN	TYP	MAX	UNIT
Input voltage common mode range	Vcmclk Vcmdata	DSI-CLK+/-, DSI-Dn+/- (Note2, 3)	70	-	330	mV
Input voltage common mode variation (≤ 450MHz)	Vcmrclkl Vcmrdatal	DSI-CLK+/-, DSI-Dn+/- (Note 4)	-50	-	50	mV
Input voltage common mode variation (≥ 450MHz)	Vcmrclkm Vcmrdatam	DSI-CLK+/-, DSI-Dn+/-	-	-	100	mV
Low-level differential input voltage threshold	Vthlclk Vthldata	DSI-CLK+/-, DSI-Dn+/-	-70	-	5	mV
High-level differential input voltage threshold	Vthhclk Vthhdata	DSI-CLK+/-, DSI-Dn+/-	-		70	mV
Single-ended input low voltage	VILHS	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-40			mV
Single-ended input high voltage	VIHHS	DSI-CLK+/-, DSI-Dn+/- (Note 3)			460	mV
Differential input termination resistor	Rterm	DSI-CLK+/-, DSI-Dn+/-	80	100	125	Ω
Single-ended threshold voltage for termination enable	VTERM-EN	DSI-CLK+/-, DSI-Dn+/-		N.E	450	mV
Termination capacitor	Стегм	DSI-CLK+/-, DSI-Dn+/-		-	14	рF

Note 1) VDDI=1.65~3.3V, VDD=2.5 to 3.3V, VSSI=VSS=VSSAM=0V, Ta=-30 to 70 °C (to +85 °C no damage). VDD means VDDAM, VDDA, VDDR, VDDB and VSS means VSSAM, VSSA, VSSR, VSSB, AVSS.

Note 2) Includes 50mV (-50mV to 50mV) ground difference. Note 3) Without VCMRCLKM / VCMRDATAM .

Note 4) Without 50mV (-50mV to 50mV) ground difference.

Note 5) Dn=D0 and D1



Fig. 7.2.4 Differential voltage range, termination resistor and Common mode voltage

1/10/2012

210

Version 0.01



7.2.3 Current Consumption in Standby Mode and DSTB Mode

Parameter	Symbol	Conditions		UNIT		
Parameter	Symbol	Conditions	MIN	TYP	MAX	
Sleep in mode (Note 1)	l total (Ivpnl + Ivddi)	VDDI=1.8V, VDDA=VDDB=VDDR=VDDAM=2.8V 864 lines, ta = 30°C	-	TBD	TBD	μA
Deep standby mode (Note 2)	l total (Ivpnl + Ivddi)	VDDI=1.8V, VDDA=VDDB=VDDR=VDDAM=2.8V 864 lines, ta = 30 °C	-	TBD	TBD	μA

Note 1) For sleep in mode, MIPI in stop state (LP11).RGB and MCU IF also included in it. Note 2) All IF included.

1/10/2012

211

Version 0.01



7.3 AC Characteristics

1

7.3.1 8-bit Serial Interface Characteristics



Fig. 7.3.1 8-bit Serial interface characteristics

(VSS=VSS=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	tscycw	Serial clock cycle (Write)	100	-	ns	
	tshw 📢	SCL "H" pulse width (Write)	40	-	ns	
SCL	tslw	SCL "L" pulse width (Write)	40	-	ns	
301	t SCYCR	Serial clock cycle (Read Register)	300	-	ns	
	t shr	SCL "H" pulse width (Read Register)	140	-	ns	
	t SLR	SCL "L" pulse width (Read Register)	140	-	ns	
	tsps	Data setup time	20	-	ns	
SDI (SDO)	tsdн	Data hold time	20	-	ns	
301 (300)	tacc	Access time	-	120	ns	For maximum CL=30pF
	tон	Output disable time	5	-	ns	For minimum CL=8pF
D/CX	tocs	D/CX setup time	30	-	ns	
D/OX	tdcн	D/CX hold time	30	-	ns	
	tснw	Chip select "H" pulse width	45	-	ns	
CSX	tcss	Chip select setup time	20	-	ns	
	tcsн	Chip select hold time	50	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.5 to 3.3V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage)

VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

1/10/2012

212

Version 0.01



7.3.2 9-bit and 16-bit Serial Interface Characteristics



Fig. 7.3.2 3-pin serial interface characteristics

Υ.	• •							[]		· · · · —	
x	\	wee	veer			(E) + c				2 2V/ To	-30 to 70°C)
1	Λ.	1000=	V 001	=0000=00	. VDDI=1.0	00×10	ι ο.ον.	VUU	=2.3 V 10 v	5.5V.Ia =	-301070 01

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
Signal	Symbol			IVIAA	Unit	Description
	tscycw	Serial clock cycle (Write)	100	-	ns	
	tsнw	SCL "H" pulse width (Write)	40	-	ns	
SCL	tslw	SCL "L" pulse width (Write)	40	-	ns	
	tscycr	Serial clock cycle (Read Register)	300	-	ns	
	tshr	SCL "H" pulse width (Read Register)	140	-	ns	
4	tslr	SCL "L" pulse width (Read Register)	140	-	ns	
	tsps	Data setup time	20	-	ns	
SDI (SDO)	tsdн	Data hold time	20	-	ns	
301 (300)	tacc	Access time	-	120	ns	
	tон	Output disable time	5	-	ns	
	tснw	Chip select "H" pulse width	45	-	ns	
CSX	tcss	Chip select setup time	20	-	ns	
	tcsн	Chip select hold time	50	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.5 to 3.3V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage) VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

1/10/2012

213

Version 0.01



7.3.3 RGB Interface Characteristics



Signal	Symbol	Parameter	MIN	ТҮР	MAX	Unit	Description
VS	tvsyns	VSYNC setup time	5	-	-	ns	
v3	tvsynh	VSYNC hold time	5	-	-	ns	
	thsyns	HSYNC setup time	5	-	-	ns	
HS	t SCYCR	HSYNC hold time	5	-	-	ns	
	thvpd	HSYNC to VSYNC falling edge	0	-	-	ns	
	t DCYC	PCLK cycle time	33	-	125	ns	
PCLK	tdlw	PCLK "L" pulse width	11	-	-	ns	
FULK	tонw	PCLK "H" pulse width	11	-	-	ns	
	f dfreq	PCLK frequency	8	-	30	MHz	
DE	tocss	DE setup time	5	-	-	ns	
DE	t DCSH	DE hold Time	5	-	-	ns	
D0~D23	tods	RGB Data setup time	5	-	-	ns	
D0~D23	tddh	RGB Data hold time	5	-	-	ns	

Note 1) VDDI=1.65 to 3.3V, VDD=2.5 to 3.3V, VSS=VSSI=DVSS=0V, Ta=-30 to 70 °C (to +85 °C no damage) VDD means VDDA, VDDR, VDDB and VSS means VSSA, VSSR, VSSB

Note 2) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

1/10/2012

214

Version 0.01



7.3.4 MIPI DSI Timing Characteristics

7.3.4.1 High Speed Mode

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V,Ta = -30 to 70 °C)

Signal	Symbol	Parameter	MIN	ТҮР	MAX	Unit	Description
DSI-CLK+/-	2xUIINST	Double UI instantaneous	3.6	-	25	ns	
DSI-CLK+/-	UIINSTA UIINSTB	UI instantaneous halfs	2	-	12.5	ns	UI = UIINSTA = UIINSTB
DSI-Dn+/-	tos	Data to clock setup time	0.15xUI	-	-	ps	
DSI-Dn+/-	tdн	Data to clock hold time	0.15xUI	-	-	ps	
DSI-CLK+/-	t DRTCLK	Differential rise time for clock	150	-	0.3xUI	ps	n
DSI-Dn+/-	t drtdata	Differential rise time for data	150	-	0.3xUI	ps	
DSI-CLK+/-	t DFTCLK	Differential fall time for clock	150	-	0.3xUI	ps	
DSI-Dn+/-	t dftdata	Differential fall time for data	150	-	0.3xUI	ps	
Note) Dn = D0 a	nd D1						

Note) Dn = D0 and D1.





1/10/2012

215

Version 0.01



7.3.4.2 Low Power Mode

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-D0+/-	Тірхм	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU → Display Module	50	-	75	ns	Input
DSI-D0+/-	Tlpxd	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module → MPU	50	-	75	ns	Output
DSI-D0+/-	TTA-SURED	Time-out before the MPU start driving	Tlpxd	-	2xTlpxd	ns	Output
DSI-D0+/-	Tta-getd	Time to drive LP-00 by display module	5xTlpxd	-	-	ns	Input
DSI-D0+/-	Tta-god	Time to drive LP-00 after turnaround request - MPU	4xTlpxd	-		ns	Output





Fig. 7.3.6 Bus Turnaround (BAT) from MPU to display module Timing



Fig. 7.3.7 Bus Turnaround (BAT) from display module to MPU Timing

1/10/2012

216

Version 0.01



7.3.4.3 DSI Bursts

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V,Ta = -30 to 70 °C)

Signal	Symbol	Parameter	MIN	ТҮР	MAX	Unit	Description	
Low Power Mode to High Speed Mode Timing								
DSI-Dn+/-	Tlpx	Length of any low power state period	50	-	-	ns	Input	
DSI-Dn+/-	Ths-prepare	Time to drive LP-00 to prepare for HS transmission	40+4xUI	-	85+6xUI	ns	Input	
DSI-Dn+/-	Ths-term-en	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	-	35+4xUI	ns	Input	
		High Speed Mode to Low	Power Mode	Timing		70		
DSI-Dn+/-	Ths-skip	Time-out at display module to ignore transition period of EoT	40	-	55+4xUI	ns	Input	
DSI-Dn+/-	Ths-exit	Time to drive LP-11 after HS burst	100			ns	Input	
DSI-Dn+/-	Ths-trail	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4xUI			ns	Input	
		High Speed Mode to/from Lo	w Power Mo	de Timi	ng			
DSI-CLK+/-	Tclk-pos	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+128x UI	S		ns	Input	
DSI-CLK+/-	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	-	ns	Input	
DSI-CLK+/-	Тнѕ-ехіт	Time to drive LP-11 after HS burst	100	-	-	ns	Input	
DSI-CLK+/-	Tclk-prepare	Time to drive LP-00 to prepare for HS transmission	38	-	95	ns	Input	
DSI-CLK+/-	Tclk-term-en	Time-out at clock lane display module to enable HS transmission	-	-	38	ns	Input	
DSI-CLK+/-	Tclk-prepare + Tclk-zero	Minimum lead HS-0 drive period before starting clock	300	-	-	ns	Input	
DSI-CLK+/-	Tclk-pre	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8xUI	-	-	ns	Input	

Note) Dn = D0 and D1.

Version 0.01





Fig. 7.3.9 Clock lanes- High Speed Mode to/from Low Power Mode Timing

1/10/2012

218

Version 0.01



7.3.5 Reset Input Timing



Fig. 7.3.10 Reset input timing

(VSS=VSSI=DVSS=0V, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	ТҮР	MAX	Unit	Description
	tresw	Reset "L" pulse width (Note 1)	10	10-7	-	цs	
RESX	tarat	Paget complete time (Note 2)			5	ms	When reset applied during Sleep In Mode
	t REST	Reset complete time (Note 2)			120	ms	When reset applied during Sleep Out Mode

Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset Start

Note 2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In–mode) and then return to Default condition for H/W reset.

Note 3) During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (t_{REST}) within 5ms after a rising edge of RESX.

Note 4) Spike Rejection also applies during a valid reset pulse as shown below:



Note 5) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec

1/10/2012

219

Version 0.01



8 REFERENCE APPLICATIONS

8.1 Microprocessor Interface

The display, which is using RGB with 4-pin (8-bit) SPI interface, is connected to the MPU as it is illustrated below.



Fig. 8.1.2 Interfacing for RGB with 9-bit SPI by Connecting IM[3:0]="1010"

Note 1. Connecting D23, D22, D15, D14, D7 and D6 to VSSI when using 18-bit/pixel (VIPF[7:4]="0110"). Connecting D23~D21, D15, D14 and D7~ D5 to VSSI when using 16-bit/pixel (VIPF[7:4]="0101").

1/10/2012

220

Version 0.01



The display, which is using RGB with 16-bit SPI interface, is connected to the MPU as it is illustrated below.



Note 1. Connecting D23, D22, D15, D14, D7 and D6 to VSSI when using 18-bit/pixel (VIPF[7:4]="0110"). Connecting D23~D21, D15, D14 and D7~ D5 to VSSI when using 16-bit/pixel (VIPF[7:4]="0101"). Note 2. IM3 is used to select SCL rising or falling edge trigger for 16-bit SPI interface.

1/10/2012

221

Version 0.01



The display, which is using MIPI DSI, is connected to the MPU as it is illustrated below.



1/10/2012

222

Version 0.01



8.2 Connections with Panel



NOTES:

- 1. The scan direction from top to bottom indicated in above figure means the gate control signals in forward direction (CTB = "0").
- 2. The relationship between Sn output sequence and CRL/CRGB is shown below.

Display Resolution	Sn Output Sequence	Note
480RGB x 1024	CRL="0" and CRGB="0":	
480RGB x 864	$S1_{(R)} \rightarrow S2_{(G)} \rightarrow S3_{(B)} \rightarrow \dots \rightarrow S1438_{(R)} \rightarrow S1439_{(G)} \rightarrow S1440_{(B)}$	
480RGB x 854	CRL="0" and CRGB="1":	
480RGB x 800	$S1_{(B)} \rightarrow S2_{(G)} \rightarrow S3_{(R)} \rightarrow \rightarrow S1438_{(B)} \rightarrow S1439_{(G)} \rightarrow S1440_{(R)}$	All S1 to S1440
480RGB x 720	CRL="1" and CRGB="0":	are used
480RGB x 640	$S1440_{\text{(B)}} \rightarrow S1439_{\text{(G)}} \rightarrow S1438_{\text{(R)}} \rightarrow \dots \rightarrow S3_{\text{(B)}} \rightarrow S2_{\text{(G)}} \rightarrow S1_{\text{(R)}}$	
480RGB x 360	CRL="1" and CRGB="1":	
480RGB x 320	$S1440_{(R)} \rightarrow S1439_{(G)} \rightarrow S1438_{(B)} \rightarrow \dots \rightarrow S3_{(R)} \rightarrow S2_{(G)} \rightarrow S1_{(B)}$	

1/10/2012

Version 0.01