DATA SHEET

NEC

# MOS FIELD EFFECT TRANSISTOR
# NP82P04PLF

## SWITCHING
## P-CHANNEL POWER MOSFET

### DESCRIPTION

The NP82P04PLF is P-channel MOS Field Effect Transistor designed for high current switching applications.

<R> **ORDERING INFORMATION**

| PART NUMBER | LEAD PLATING | PACKING | PACKAGE |
|---|---|---|---|
| NP82P04PLF-E1-AY Note | Pure Sn (Tin) | Tape 800 p/reel | TO-263 (MP-25ZP) |
| NP82P04PLF-E2-AY Note | | | |

**Note** Pb-free (This product does not contain Pb in external electrode.)

### FEATURES

- Super low on-state resistance
  $R_{DS(on)1}$ = 8 mΩ MAX. ($V_{GS}$ = –10 V, $I_D$ = –41 A)
  $R_{DS(on)2}$ = 12 mΩ MAX. ($V_{GS}$ = –4.5 V, $I_D$ = –41 A)
- Low input capacitance
  $C_{iss}$ = 5000 pF TYP.
- Built-in gate protection diode

(TO-263)



### ABSOLUTE MAXIMUM RATINGS ($T_A$ = 25°C)

| | | | |
|---|---|---|---|
| Drain to Source Voltage ($V_{GS}$ = 0 V) | $V_{DSS}$ | –40 | V |
| Gate to Source Voltage ($V_{DS}$ = 0 V) | $V_{GSS}$ | ∓20 | V |
| Drain Current (DC) ($T_C$ = 25°C) | $I_{D(DC)}$ | ∓82 | A |
| Drain Current (pulse) Note1 | $I_{D(pulse)}$ | ∓246 | A |
| Total Power Dissipation ($T_C$ = 25°C) | $P_{T1}$ | 150 | W |
| Total Power Dissipation ($T_A$ = 25°C) | $P_{T2}$ | 1.8 | W |
| Channel Temperature | $T_{ch}$ | 175 | °C |
| Storage Temperature | $T_{stg}$ | –55 to +175 | °C |
| Repetitive Avalanche Current Note2 | $I_{AR}$ | 46 | A |
| Repetitive Avalanche Energy Note2 | $E_{AR}$ | 212 | mJ |

**Notes 1.** PW ≤ 10 μs, Duty Cycle ≤ 1%

**2.** $T_{ch}$ ≤ 150°C, $V_{DD}$ = –20 V, $R_G$ = 25 Ω, $V_{GS}$ = –20 → 0 V

### THERMAL RESISTANCE

| | | | |
|---|---|---|---|
| Channel to Case Thermal Resistance | $R_{th(ch-C)}$ | 1.0 | °C/W |
| Channel to Ambient Thermal Resistance | $R_{th(ch-A)}$ | 83.3 | °C/W |

**The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.**
**Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.**

Document No. D18718EJ2V0DS00 (2nd edition)
Date Published May 2007 NS CP(K)
Printed in Japan



**The mark <R> shows major revised points.**
**The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.**

## ELECTRICAL CHARACTERISTICS ($T_A$ = 25°C)

| CHARACTERISTICS | SYMBOL | TEST CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---|---|---|---|---|---|---|
| Zero Gate Voltage Drain Current | $I_{DSS}$ | $V_{DS}$ = –40 V, $V_{GS}$ = 0 V | | | –10 | μA |
| Gate Leakage Current | $I_{GSS}$ | $V_{GS}$ = ∓20 V, $V_{DS}$ = 0 V | | | ∓10 | μA |
| Gate to Source Threshold Voltage | $V_{GS(th)}$ | $V_{DS}$ = –10 V, $I_D$ = –1 mA | –1.5 | –2.0 | –2.5 | V |
| Forward Transfer Admittance Note | $\vert y_{fs} \vert$ | $V_{DS}$ = –10 V, $I_D$ = –41 A | 28 | 58 | | S |
| Drain to Source On-state Resistance Note | $R_{DS(on)1}$ | $V_{GS}$ = –10 V, $I_D$ = –41 A | | 6.5 | 8 | mΩ |
| | $R_{DS(on)2}$ | $V_{GS}$ = –4.5 V, $I_D$ = –41 A | | 8.3 | 12 | mΩ |
| Input Capacitance | $C_{iss}$ | $V_{DS}$ = –10 V, | | 5000 | | pF |
| Output Capacitance | $C_{oss}$ | $V_{GS}$ = 0 V, | | 1100 | | pF |
| Reverse Transfer Capacitance | $C_{rss}$ | f = 1 MHz | | 440 | | pF |
| Turn-on Delay Time | $t_{d(on)}$ | $V_{DD}$ = –20 V, $I_D$ = –41 A, | | 17 | | ns |
| Rise Time | $t_r$ | $V_{GS}$ = –10 V, | | 18 | | ns |
| Turn-off Delay Time | $t_{d(off)}$ | $R_G$ = 0 Ω | | 126 | | ns |
| Fall Time | $t_f$ | | | 58 | | ns |
| Total Gate Charge | $Q_G$ | $V_{DD}$ = –32 V, | | 90 | | nC |
| Gate to Source Charge | $Q_{GS}$ | $V_{GS}$ = –10 V, | | 15 | | nC |
| Gate to Drain Charge | $Q_{GD}$ | $I_D$ = –82 A | | 21 | | nC |
| Body Diode Forward Voltage Note | $V_{F(S-D)}$ | $I_F$ = –82 A, $V_{GS}$ = 0 V | | 0.96 | 1.5 | V |
| Reverse Recovery Time | $t_{rr}$ | $I_F$ = –82 A, $V_{GS}$ = 0 V, | | 48 | | ns |
| Reverse Recovery Charge | $Q_{rr}$ | di/dt = –100 A/μs | | 62 | | nC |

**Note** Pulsed test PW ≤ 350 μs, Duty Cycle ≤ 2%

### TEST CIRCUIT 1 AVALANCHE CAPABILITY




### TEST CIRCUIT 2 SWITCHING TIME




τ = 1 μs
Duty Cycle ≤ 1%

### TEST CIRCUIT 3 GATE CHARGE



## TYPICAL CHARACTERISTICS ($T_A$ = 25°C)

DERATING FACTOR OF FORWARD BIAS SAFE OPERATING AREA




TOTAL POWER DISSIPATION vs. CASE TEMPERATURE




FORWARD BIAS SAFE OPERATING AREA




TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH



DRAIN CURRENT vs.
DRAIN TO SOURCE VOLTAGE




FORWARD TRANSFER CHARACTERISTICS




GATE TO SOURCE THRESHOLD VOLTAGE vs.
CHANNEL TEMPERATURE




FORWARD TRANSFER ADMITTANCE vs.
DRAIN CURRENT




DRAIN TO SOURCE ON-STATE RESISTANCE vs.
DRAIN CURRENT




DRAIN TO SOURCE ON-STATE RESISTANCE vs.
GATE TO SOURCE VOLTAGE



DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE




CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE




SWITCHING CHARACTERISTICS




DYNAMIC INPUT/OUTPUT CHARACTERISTICS




SOURCE TO DRAIN DIODE FORWARD VOLTAGE




REVERSE RECOVERY TIME vs. DIODE FORWARD CURRENT



## PACKAGE DRAWING (Unit: mm)

**TO-263 (MP-25ZP)**




## EQUIVALENT CIRCUIT




**Remark** The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.