

MOS FIELD EFFECT TRANSISTOR

NP82N055MUG, NP82N055NUG

SWITCHING

N-CHANNEL POWER MOS FET

DESCRIPTION

The NP82N055MUG and NP82N055NUG are N-channel MOS Field Effect Transistors designed for high current switching applications.

ORDERING INFORMATION

PART NUMBER	LEAD PLATING	PACKING	PACKAGE
NP82N055MUG-S18-AY ^{Note}	Pure Sn (Tin)	Tube	TO-220 (MP-25K) typ. 1.9 g
NP82N055NUG-S18-AY ^{Note}		50 p/tube	TO-262 (MP-25SK) typ. 1.8 g

Note Pb-free (This product does not contain Pb in the external electrode.)

FEATURES

- Non logic level
- Super low on-state resistance
 $R_{DS(on)} = 6.0 \text{ m}\Omega \text{ MAX. (} V_{GS} = 10 \text{ V, } I_D = 41 \text{ A)}$
- High current rating
 $I_{D(DC)} = \pm 82 \text{ A}$
- Low input capacitance
 $C_{iss} = 6400 \text{ pF TYP.}$
- Designed for automotive application and AEC-Q101 qualified

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$)

Drain to Source Voltage ($V_{GS} = 0 \text{ V}$)	V_{DSS}	55	V
Gate to Source Voltage ($V_{DS} = 0 \text{ V}$)	V_{GSS}	± 20	V
Drain Current (DC) ($T_C = 25^\circ\text{C}$)	$I_{D(DC)}$	± 82	A
Drain Current (pulse) ^{Note1}	$I_{D(pulse)}$	± 328	A
Total Power Dissipation ($T_C = 25^\circ\text{C}$)	P_{T1}	143	W
Total Power Dissipation ($T_A = 25^\circ\text{C}$)	P_{T2}	1.8	W
Channel Temperature	T_{ch}	175	$^\circ\text{C}$
Storage Temperature	T_{stg}	-55 to +175	$^\circ\text{C}$
Repetitive Avalanche Current ^{Note2}	I_{AR}	38	A
Repetitive Avalanche Energy ^{Note2}	E_{AR}	144	mJ

Notes 1. $PW \leq 10 \mu\text{s}$, Duty Cycle $\leq 1\%$

2. $T_{ch} \leq 150^\circ\text{C}$, $R_G = 25 \Omega$


THERMAL RESISTANCE

Channel to Case Thermal Resistance	$R_{th(ch-C)}$	1.05	$^\circ\text{C/W}$
Channel to Ambient Thermal Resistance	$R_{th(ch-A)}$	83.3	$^\circ\text{C/W}$


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

(TO-220)



(TO-262)




ELECTRICAL CHARACTERISTICS (T_A = 25°C)


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 55 V, V _{GS} = 0 V			1	μA
Gate Leakage Current	I _{GSS}	V _{GS} = ±20 V, V _{DS} = 0 V			±100	nA
Gate to Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	2.0		4.0	V
Forward Transfer Admittance ^{Note}	y _{fs}	V _{DS} = 5 V, I _D = 41 A	19	54		S
Drain to Source On-state Resistance ^{Note}	R _{DS(on)}	V _{GS} = 10 V, I _D = 41 A		4.8	6.0	mΩ
Input Capacitance	C _{iss}	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz		6400	9600	pF
Output Capacitance	C _{oss}			465	700	pF
Reverse Transfer Capacitance	C _{rss}			275	500	pF
Turn-on Delay Time	t _{d(on)}	V _{DD} = 28 V, I _D = 41 A, V _{GS} = 10 V, R _G = 0 Ω		40	90	ns
Rise Time	t _r			93	240	ns
Turn-off Delay Time	t _{d(off)}			72	150	ns
Fall Time	t _f			10	30	ns
Total Gate Charge	Q _G	V _{DD} = 44 V, V _{GS} = 10 V, I _D = 82 A		106	160	nC
Gate to Source Charge	Q _{GS}			29		nC
Gate to Drain Charge	Q _{GD}			35		nC
Body Diode Forward Voltage ^{Note}	V _{F(S-D)}	I _F = 82 A, V _{GS} = 0 V		0.9	1.5	V
Reverse Recovery Time	t _{rr}	I _F = 82 A, V _{GS} = 0 V, di/dt = 100 A/μs		42		ns
Reverse Recovery Charge	Q _{rr}			57		nC

Note Pulsed test


TEST CIRCUIT 1 AVALANCHE CAPABILITY







TEST CIRCUIT 2 SWITCHING TIME




TEST CIRCUIT 3 GATE CHARGE




TYPICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$)




DRAIN CURRENT vs.
DRAIN TO SOURCE VOLTAGE




FORWARD TRANSFER CHARACTERISTICS




GATE TO SOURCE THRESHOLD VOLTAGE vs.
CHANNEL TEMPERATURE




FORWARD TRANSFER ADMITTANCE vs.
DRAIN CURRENT




DRAIN TO SOURCE ON-STATE RESISTANCE vs.
DRAIN CURRENT




DRAIN TO SOURCE ON-STATE RESISTANCE vs.
GATE TO SOURCE VOLTAGE




DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE




CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE




SWITCHING CHARACTERISTICS




DYNAMIC INPUT/OUTPUT CHARACTERISTICS



SOURCE TO DRAIN DIODE FORWARD VOLTAGE




REVERSE RECOVERY TIME vs. DIODE FORWARD CURRENT




PACKAGE DRAWINGS (Unit: mm)


TO-220 (MP-25K)



TO-262 (MP-25SK)




EQUIVALENT CIRCUIT



Remark Strong electric field, when exposed to this device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred.

MARKING INFORMATION



RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, please contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (<http://www.necel.com/pkg/en/mount/index.html>)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Wave soldering NP82N055MUG, NP82N055NUG	Maximum temperature (Solder temperature): 260°C or below Time: 10 seconds or less Maximum chlorine content of rosin flux: 0.2% (wt.) or less	THDWS
Partial heating NP82N055MUG, NP82N055NUG	Maximum temperature (Pin temperature): 350°C or below Time (per side of the device): 3 seconds or less Maximum chlorine content of rosin flux: 0.2% (wt.) or less	P350

Caution Do not use different soldering methods together (except for partial heating).