

NMC27C512A 524,288-Bit (64k x 8) UV Erasable CMOS PROM

General Description

The NMC27C512A is a high-speed 512k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C512A is designed to operate with a single +5V power supply with $\pm 10\%$ tolerance. The CMOS design allows the part to operate over Extended and Military Temperature Ranges.


The NMC27C512A is packaged in a 28-pin dual in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.

These EPROMs are fabricated with National's proprietary, time proven microCMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

Features

- Clocked sense amps for fast access time down to 90 ns
- Low CMOS power consumption
 - Active Power: 220 mW max
 - Standby Power: 0.55 mW max
- Performance compatible to NSC800 CMOS microprocessor
- Single 5V power supply
- Extended temperature range (NMC27C512AQE120), -40°C to 85°C , and military temperature range (NMC27C512AQM150), -55°C to 125°C , available
- Pin compatible with NMOS 512k EPROMS
- Fast and reliable programming (0.5 ms for most bytes)
- Static operation—no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output

Block Diagram




Pin Names

A0-A15	Addresses
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}/\text{V}_{\text{PP}}$	Output Enable/Programming Voltage
O ₀ -O ₇	Outputs
PGM	Program
NC	No Connect

TL/D/9181-1

Connection Diagram

27C256	27C128	27C64	27C32	27C16
27256	27128	2764	2732	2716
V _{PP}	V _{PP}	V _{PP}		
A12	A12	A12		
A7	A7	A7	A7	A7
A6	A6	A6	A6	A6
A5	A5	A5	A5	A5
A4	A4	A4	A4	A4
A3	A3	A3	A3	A3
A2	A2	A2	A2	A2
A1	A1	A1	A1	A1
A0	A0	A0	A0	A0
O ₀	O ₀	O ₀	O ₀	O ₀
O ₁	O ₁	O ₁	O ₁	O ₁
O ₂	O ₂	O ₂	O ₂	O ₂
GND	GND	GND	GND	GND



27C16	27C32	27C64	27C128	27C256
2716	2732	2764	27128	27256
		V _{CC}	V _{CC}	V _{CC}
		PGM	PGM	A14
V _{CC}	V _{CC}	NC	A13	A13
A8	A8	A8	A8	A8
A9	A9	A9	A9	A9
V _{PP}	A11	A11	A11	A11
OE	OE/V _{PP}	OE	OE	OE
A10	A10	A10	A10	A10
CE/V _{PP}	CE	CE	CE	CE
O ₇	O ₇	O ₇	O ₇	O ₇
O ₆	O ₆	O ₆	O ₆	O ₆
O ₅	O ₅	O ₅	O ₅	O ₅
O ₄	O ₄	O ₄	O ₄	O ₄
O ₃	O ₃	O ₃	O ₃	O ₃

TL/D/9181-2

Order Number NMC27C512AQ
See NS Package Number J28A-Q

Note: National's socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C512A pins.

Commercial Temp Range (0°C to +70°C)

V_{CC} = 5V ± 10%

Parameter/Order Number	Access Time (ns)
NMC27C512AQ90	90
NMC27C512AQ120	120
NMC27C512AQ150	150
NMC27C512AQ200	200

Extended Temp Range (-40°C to +85°C)

V_{CC} = 5V ± 10%

Parameter/Order Number	Access Time (ns)
NMC27C512AQE120	120

Military Temp Range (-55°C to +125°C)

V_{CC} = 5V ± 10%

Parameter/Order Number	Access Time (ns)
NMC27C512AQM150	150

Absolute Maximum Ratings (Note 1)

Specifications for Military/Aerospace products are not contained in this datasheet. Refer to the associated reliability electrical test specifications document.

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +125°C
All Input Voltages and A9 with Respect to Ground	+6.5V to -0.6V
All Output Voltages with Respect to Ground	$V_{CC} + 0.3$ to GND - 0.6V
V_{PP} Supply Voltage and A9 with Respect to Ground	+13.0V to -0.6V
Power Dissipation	1.0W

Lead Temperature (Soldering, 10 sec.) 300°C
ESD Rating to be determined.

Operating Conditions (Note 7)

V_{CC} Power Supply	5V \pm 10%
Temperature Range	0°C to +70°C
NMC27C512AQ90, 120, 150, 200	-40°C to +85°C
NMC27C512AQE120	-55°C to +125°C
NMC27C512AQM150	

Read Operation**DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
I_{LI}	Input Load Current	$V_{IN} = V_{CC}$ or GND			10	μA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND $\overline{CE} = V_{IH}$			10	μA
I_{CC1} (Note 10)	V_{CC} Current (Active) TTL Inputs	$\overline{CE} = V_{IL}$, $f = 5$ MHz All Inputs = V_{IH} or V_{IL} $I/O = 0$ mA		15	50	mA
I_{CC2} (Note 10)	V_{CC} Current (Active) CMOS Inputs	$\overline{CE} = GND$, $f = 5$ MHz All Inputs = V_{CC} or GND, $I/O = 0$ mA		10	30	mA
I_{CCSB1}	V_{CC} Current (Standby) TTL Inputs	$\overline{CE} = V_{IH}$		0.1	1	mA
I_{CCSB2}	V_{CC} Current (Standby) CMOS Inputs	$\overline{CE} = V_{CC}$		0.5	100	μA
V_{IL}	Input Low Voltage		-0.1		0.8	V
V_{IH}	Input High Voltage		2.0		$V_{CC} + 1$	V
V_{OL1}	Output Low Voltage	$I_{OL} = 2.1$ mA			0.45	V
V_{OH1}	Output High Voltage	$I_{OH} = -400$ μA	2.4			V
V_{OL2}	Output Low Voltage	$I_{OL} = 0$ μA			0.1	V
V_{OH2}	Output High Voltage	$I_{OH} = 0$ μA	$V_{CC} - 0.1$			V

AC Electrical Characteristics

Symbol	Parameter	Conditions	NMC27C512A 90		NMC27C512A 120 E120		NMC27C512A 150 M150		NMC27C512A 200		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{ACC}	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		90		120		150		200	ns
t_{CE}	\overline{CE} to Output Delay	$\overline{OE} = V_{IL}$		90		120		150		200	ns
t_{OE}	\overline{OE} to Output Delay	$\overline{CE} = V_{IL}$		40		50		60		75	ns
t_{DF}	\overline{OE} High to Output Float	$\overline{CE} = V_{IL}$	0	40	0	40	0	50		60	ns
t_{OH}	Output Hold from Addresses, \overline{CE} or \overline{OE} , Whichever Occurred First	$\overline{CE} = \overline{OE} = V_{IL}$	0		0		0		0		ns

Capacitance $T_A = +25^\circ\text{C}$, $f = 1\text{ MHz}$ (Note 3)

Symbol	Parameter	Conditions	Typ	Max	Units
C_{IN}	Input Capacitance	$V_{IN} = 0\text{V}$	4	6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0\text{V}$	8	12	pF

AC Test Conditions

Output Load

1 TTL Gate and
 $C_L = 100\text{ pF}$ (Note 9)

Input Rise and Fall Times

$\leq 5\text{ ns}$

Input Pulse Levels

0.45V to 2.4V

Timing Measurement Reference Level


Inputs

1V and 2V

Outputs

0.8V and 2V

AC Waveforms



TL/D/9181-3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: Typical values are for $T_A = +25^\circ\text{C}$ and nominal supply voltages.

Note 3: This parameter is only sampled and is not 100% tested.

Note 4: \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impacting t_{ACC} .

Note 5: The t_{DF} compare level is determined as follows:

High to TRI-STATE, the measured V_{OH1} (DC) -0.10V .

Low to TRI-STATE, the measured V_{OL1} (DC) $+0.10\text{V}$.

Note 6: TRI-STATE may be attained using \overline{OE} or \overline{CE} .

Note 7: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a $0.1\text{ }\mu\text{F}$ ceramic capacitor be used on every device between V_{CC} and GND.

Note 8: The outputs must be restricted to $V_{CC} + 0.3\text{V}$ to avoid latch-up and device damage.

Note 9: 1 TTL Gate: $I_{OL} = 1.6\text{ mA}$, $I_{OH} = -400\text{ }\mu\text{A}$.

C_L : 100 pF includes fixture capacitance.

Note 10: V_{pp} may be connected to V_{CC} except during programming.

Programming Characteristics

$T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5 \pm 0.3V$ (Notes 2, 3 & 4)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{AS}	Address Setup Time		1			μs
t_{OES}	\overline{OE} Setup Time		1			μs
t_{DS}	Data Setup Time		1			μs
t_{AH}	Address Hold Time		0			μs
t_{DH}	Data Hold Time		1			μs
t_{DF}	Output Enable to Output Float Delay	$\overline{OE} = V_{IL}$	0		60	ns
t_{PW}	Program Pulse Width		0.5	0.5	10	ms
t_{OEH}	\overline{OE} Hold Time		1			μs
t_{DV}	Data Valid from \overline{OE}	$\overline{OE} = V_{IL}$			200	ns
t_{PRT}	\overline{OE} Pulse Rise Time During Programming		50			ns
t_{VR}	V_{PP} Recovery Time		1			μs
I_{PP}	V_{PP} Supply Current During Programming Pulse	$\overline{CE} = V_{IL}$ $\overline{OE} = V_{PP}$			30	mA
I_{CC}	V_{CC} Supply Current				10	mA


AC Test Conditions

V_{CC} $6V \pm 0.25V$
 V_{PP} $12.5 \pm 0.3V$
 Input Rise and Fall Times $\leq 5 \text{ ns}$
 Input Pulse Levels $0.45V \text{ to } 2.4V$

Timing Measurement Reference Level
 Inputs
 Outputs

1V and 2V
 0.8V and 2V

Programming Waveforms (Note 3)



TL/D/9181-5

Note: All times shown in parentheses are minimum and in μs unless otherwise specified.


Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} . The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC} .

Note 3: The maximum allowable voltage which may be applied to the V_{PP} pin during programming is 13V. Care must be taken when switching the V_{PP} supply to prevent overshoot exceeding this 13V maximum specification. At least a $0.1 \mu\text{F}$ capacitor is required across V_{PP} , V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested at nominal power supply voltages.

Interactive Programming Flow Chart



Functional Description

DEVICE OPERATION

The five modes of operation of the NMC27C512A are listed in Table I. It should be noted that all inputs for the five modes are at TTL levels. The power supplies required are V_{CC} and V_{PP} . The V_{PP} power supply must be at 12.5V during the three programming modes, and must be at 5V in the other two modes. The V_{CC} power supply must be at 6V during the three programming modes, and at 5V in the other two modes.

Read Mode

The NMC27C512A has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC}-t_{OE}$.

The sense amps are clocked for fast access time. V_{CC} should therefore be maintained at operating voltage during read and verify. If V_{CC} temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

Standby Mode

The NMC27C512A has a standby mode which reduces the active power dissipation by over 99%, from 220 mW to 0.55 mW. The NMC27C512A is placed in the standby mode by applying a CMOS high signal to the \overline{CE} input. When in standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Output OR-Tying

Because NMC27C512A are usually used in larger memory arrays, National has provided a 2-line control function that

accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that \overline{CE} (pin 20) be decoded and used as the primary device selecting function, while \overline{OE} (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 13V on pin 1 (V_{PP}) will damage the NMC27C512A.

Initially, and after each erasure, all bits of the NMC27C512A are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The NMC27C512A is in the programming mode when the V_{PP} power supply is at 12.5V and \overline{OE} is at V_{IH} . It is required that at least a 0.1 μF capacitor be placed across V_{PP} , V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the \overline{CE} input. A program pulse must be applied at each address location to be programmed. Any location may be programmed at any time—either individually, sequentially, or at random. The

TABLE I. Mode Selection

Mode	Pins \overline{CE} (20)	\overline{OE}/V_{PP} (22)	V_{CC} (28)	Outputs (11–13, 15–19)
Read	V_{IL}	V_{IL}	5	DOUT
Standby	V_{IH}	Don't Care	5	Hi-Z
Program	Pulsed V_{IH} to V_{IL}	V_{PP}	6	DIN
Program Verify	V_{IL}	V_{IL}	6	DOUT
Program Inhibit	V_{IH}	V_{PP}	6	Hi-Z

Functional Description (Continued)

NMC27C512A is designed to be programmed in either of two ways: single pulse programming, where each address is programmed with a 10 ms pulse; or interactive programming, where each address is programmed with a series of 0.5 ms pulses until it verifies (up to a maximum of 20 pulses or 10 ms). Only the interactive programming method has been tested. The NMC27C512A must not be programmed with a DC signal applied to the \overline{CE} input.

Programming multiple NMC27C512A in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C512A may be connected together when they are programmed with the same data. A low level TTL pulse applied to the \overline{CE} input programs the paralleled NMC27C512A.

Program Inhibit

Programming multiple NMC27C512A in parallel with different data is also easily accomplished. Except \overline{CE} all like inputs (including \overline{OE}) of the parallel NMC27C512A may be common. A TTL low level program pulse applied to an NMC27C512A \overline{CE} input with V_{PP} at 12.5V will program that NMC27C512A. A TTL high level \overline{CE} input inhibits the other NMC27C512A from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 12.5V. Except during programming and program verify, V_{PP} must be at V_{CC} .

Manufacturer's Identification Code

The NMC27C512A have a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and the device type. The code for NMC27C512A is "8F04", where "8F" designates that it is made by National Semiconductor, and "04" designates a 256k part.

The code is accessed by applying 11.4V to 12.0V to address pin A9. Addresses A1–A8, A10–A14, and all control pins are held at V_{IL} . Address pin A0 is held at V_{IL} for the manufacturer's code, and held at V_{IH} for the device code. The code is read on the eight data pins, O_0 – O_7 . Proper code access is only guaranteed at $25^\circ\text{C} \pm 5^\circ\text{C}$.

ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C512A are such that erasure begins to occur when exposed to light with

wavelengths shorter than approximately 4000 Angstroms (\AA). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 \AA –4000 \AA range. Data shows that constant exposure to room-level fluorescent lighting could erase the typical NMC27C512A in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. Opaque labels should be placed over the NMC27C512A window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27C512A is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms (\AA). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15W-sec/cm².

The NMC27C512A should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C512A erasure time for various light intensities.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 μF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A ₀ (21)	O ₇ (12)	O ₆ (13)	O ₅ (14)	O ₄ (15)	O ₃ (16)	O ₂ (17)	O ₁ (18)	O ₀ (19)	Hex Data
Manufacturer Code	V_{IL}	1	0	0	0	1	1	1	1	8F
Device Code	V_{IL}	0	0	0	0	0	1	0	0	04

Functional Description (Continued)

TABLE III. Minimum NMC27C512A Erasure Time

Light Intensity (Micro-Watts/cm ²)	Erasure Time (Minutes)
15,000	20
10,000	25
5,000	50