November 1996

NM95MS14 Plug in Play Front-End Devices for ISA-Bus Systems

General Description

ww

The NM95MS14 is the smaller of a family of devices designed to provide complete Plug 'n Play Capability for ISA bus systems. The NM95MS14 includes the necessary state machine logic to manage the Plug 'n Play protocol in addition to switches for steering Interrupt and DMA requests. It also features a built-in 2k bits of serial EEPROM for storing the resource data specified in the Plug 'n Play Standard. In addition, 4k bits of EEPROM is available for use by other onboard logic. This device provides a "truly complete" single-chip solution for implementing Plug 'n Play on ISA-Bus Adapter cards. The NM95MS14 supports one logical device with a flexible choice of DMA/IRQ selection and I/O Chipselect generation.

National Semiconductor

NM95MS14 is implemented using National's Advanced CMOS process and operates single power supply. The NM95MS14 is available in a 48-pin TQFP package.

Features

- Complete implementation of Plug 'n Play standard Direct interface to ISA bus
- Two modes of operation - DMA mode
- Extended Interrupt mode
- 6 or 8 ISA bus interrupt lines and 2 DRQ/DACK lines supported
- On-chip EEPROM for resource request table
- Additional 4 Kbits of on-chip EEPROM available for external access
- 24 mA drivers for data outputs
- 48-pin TQFP



©1996 National Semiconductor Corporation TL/D/12315

BBD-B30M126/Printed in U.S.A.



http://www.national.com

Pin # Pin Name				Pin #	in # Pin Name				Pin #	Pin Name		
DMA	Ext. Intr.	PLCC	т	FQFP	DMA	Ext. Intr.	PLCC		TQFP	DMA	Ext. Intr.	PLCC
RSTDRV	RSTDRV	47		17	IRQOUT0	IRQOUT0	12		33	SA8	SA8	30
IOCS1*	IOCS1*	48		18	ISADRQ0	IRQOUT6	13		34	SA9	SA9	31
IOCS0*	IOCS0*	49		19	ISADRQ1	IRQOUT7	15		35	SA10	SA10	32
IORD*	IORD*	50		20	ISADACK0*	SA12	16		36	SA11	SA11	33
IOWR*	IOWR*	51		21	ISADACK1*	SA13	17		37	DI	DI	34
V _{CC}	V _{CC}	52		22	CS	CS	18		38	DO	DO	35
DRQIN	IOCS2*	2		23	SK	SK	19		39	AEN	AEN	36
DACKOUT*	IOCS3*	3		24	SA0	SA0	20		40	OSC	OSC	37
GND	GND	4		25	SA1	SA1	21		41	SD0	SD0	38
IRQIN1	IRQIN1	5		26	SA2	SA2	22		42	SD1	SD1	39
IRQIN0	IRQIN0	6		27	SA3	SA3	23		43	SD2	SD2	41
IRQOUT5	IRQOUT5	7		28	SA4	SA4	24		44	SD3	SD3	42
IRQOUT4	IRQOUT4	8		29	GND	GND	25		45	SD4	SD4	43
IRQOUT3	IRQOUT3	9		30	SA5	SA5	26		46	SD5	SD5	44
IRQOUT2	IRQOUT2	10		31	SA6	SA6	28		47	SD6	SD6	45
IRQOUT1	IRQOUT1	11		32	SA7	SA7	29		48	SD7	SD7	46
	DMA RSTDRV IOCS1* IOCS0* IORD* IORD IORD IORD IORD IORD IORD IORD IRQIN1 IRQIN0 IRQUT5 IRQOUT4 IRQOUT2 IRQOUT1	DMA Ext. Intr. RSTDRV RSTDRV IOCS1* IOCS0* IOCS0* IOCS0* IORD* IORD* IORD* IORD* IORD* IORD* IORD* IORD* IORD* IOCS2* DRQIN IOCS2* DACKOUT* IOCS3* IRQIN1 IRQIN1 IRQIN1 IRQIN1 IRQOUT5 IRQOUT5 IRQOUT4 IRQOUT3 IRQOUT2 IRQOUT4 IRQOUT1 IRQOUT4	DMA Ext. Intr. PLCC RSTDRV RSTDRV RSTDRV 47 IOCS1* IOCS1* 48 IOCS0* IOCS0* 49 IORD* IORD* 50 IOWR* IOWR* 51 Vac Vac 52 DRQIN IOCS3* 3 GND GND 4 IRQIN1 IRQIN1 5 IRQIN0 IRQIN1 5 IRQOUT5 IRQOUT5 7 IRQOUT4 IRQOUT3 9 IRQOUT2 IRQOUT2 10 IRQOUT1 IRQOUT1 11	DMA Ext. Intr. PLCC RSTDRV RSTDRV 47 IOCS1* IOCS1* 48 IOCS0* IOCS0* 49 IORD* IORD* 50 IOWR* IOWR* 51 Vac Vac 52 DRQIN IOCS2* 2 DACKOUT* IOCS3* 3 GND GND 4 IRQIN1 IRQIN1 5 IRQOUT5 IRQOUT5 7 IRQOUT4 IRQOUT3 9 IRQOUT2 IRQOUT2 10 IRQOUT1 IRQOUT1 11	DMA Ext. Intr. PLCC RSTDRV RSTDRV 47 17 IOCS1* IOCS1* 48 18 IOCS0* IOCS0* 49 19 IORD* IORD* 50 20 IOWR* IOWR* 51 21 VCC VCC 52 22 DRQIN IOCS2* 2 23 DACKOUT* IOCS3* 3 24 GND GND 4 25 IRQIN1 IRQIN0 6 27 IRQOUT5 IRQOUT5 7 28 IRQOUT4 IRQOUT5 9 30 IRQOUT2 IRQOUT2 10 31 IRQOUT1 IRQOUT1 11 32	DMAExt. Intr.PLCCRSTDRVRSTDRV47IOCS1*IOCS1*48IOCS1*IOCS0*49IOCS0*IOCS0*49IORD*IORD*50IOWR*IOWR*51VCCVCC52DRQINIOCS2*2DACKOUT*IOCS3*3GNDGND4IRQIN1IRQIN06IRQOUT5IRQOUT57IRQOUT4IRQOUT39IRQOUT1IRQOUT111IRQOUT1IRQOUT111	DMAExt. Intr.PLCCRSTDRVRSTDRV47IOCS1*IOCS1*48IOCS1*IOCS0*49IOCS0*IOCS0*49IORD*IORD*50IOWR*IOWR*51VCCVCC52DRQINIOCS2*2DACKOUT*IOCS3*3GNDGND4IRQIN1IRQIN06IRQOUT5IRQOUT57IRQOUT4IRQOUT39IRQOUT2IRQOUT210IRQOUT1IRQOUT210IRQOUT1IRQOUT111	DMA Ext. Intr. PLCC RSTDRV RSTDRV 47 IOCS1* IOCS1* 48 IOCS0* IOCS0* 49 IOCS0* IOCS0* 49 IOCS0* IORD* 50 IORD* IORD* 50 IOWR* IOWR* 51 VCC VCC 52 DRQIN IOCS2* 2 DACKOUT* IOCS3* 3 GND GND 4 IRQIN1 IRQIN1 5 IRQUT5 IRQUT5 7 IRQOUT4 IRQUT5 7 IRQUT5 IRQUT7 10 IRQUT4 IRQUT5 7 IRQUT5 IRQUT7 10 IRQUT4 IRQUT3 9 IRQUT2 IQ SA6 SA6 IRQUT1 11 11	DMA Ext. Intr. PLCC RSTDRV RSTDRV 47 IOCS1* IOCS1** 48 IOCS0* IOCS0* 49 IOCS0* IOCS0* 49 IOCS0* IOCS0* 49 IOCS0* IORD* 50 IORD* IOWR* 51 VCC VCC 52 DRQIN IOCS2** 2 DACKOUT* IOCS3* 3 GND GND 4 IRQIN1 IRQIN1 5 IRQOUT5 IRQOUT5 7 IRQOUT4 IRQOUT5 7 IRQOUT5 IRQOUT5 7 IRQOUT4 IRQOUT5 9 IRQOUT5 IRQOUT5 9 IRQOUT2 IRQOUT2 10 IRQOUT1 IRQOUT1 11	DMA Ext. Intr. PLCC RSTDRV RSTDRV 47 IOCS1* IOCS1* 48 IOCS0* IOCS0* 49 IOCS0* IOCS0* 49 IOCS0* IORD* 50 IORD* IOWR* 51 VCC VCC 52 DRQIN IOCS2* 2 DACKOUT* IOCS3* 3 QND GND 4 IRQIN1 IRQIN1 5 IRQOUT5 IRQOUT5 7 IRQOUT4 IRQOUT5 7 IRQOUT5 IRQOUT5 7 IRQOUT4 IRQOUT5 7 IRQOUT5 IRQOUT5 7 IRQOUT4 IRQOUT5 9 IRQOUT5 IRQOUT5 10 IRQOUT2 IRQOUT2 10 IRQOUT1 IRQOUT1 11 32 SA7 SA7 29	DMAExt. Intr.PLCCRSTDRVRSTDRV47IOCS1*IOCS1*48IOCS0*IOCS0*49IOCS0*IOCS0*49IOCS0*IORD*50IORD*IORD*50IOWR*IOWR*51VCCVCC52DRQINIOCS2*2DACKOUT*IOCS3*3GNDGND4IRQIN1IRQIN15IRQOUT5IRQOUT57IRQOUT4IRQOUT39IRQOUT2IRQOUT210IRQOUT2IRQOUT39IRQOUT1IRQOUT111IRQOUT2IRQOUT210IRQOUT1IRQOUT111	DMAExt. Intr.PLCCRSTDRVRSTDRV47IOCS1*IOCS1*48IOCS0*IOCS0*49IOCS0*IOCS0*49IOCS0*IOCMP*50IORP*IORP*50IOWR*51V_CCV_CC52DRQINIOCS2*2CSND44IRQIN1ISADACK1*SA151V_CCV_CCV_CC52DACKOUT*IOCS3*IRQIN150IRQIN151IRQUT57IRQUT5IRQUT5IRQUT4IRQUT4IRQUT48IRQUT57IRQUT51IRQUT41IRQUT59IRQUT51IRQUT51IRQUT51IRQUT59IRQUT59IRQUT51IRQUT51IRQUT51IRQUT51IRQUT59IRQUT51IRQUT51IRQUT51IRQUT5130SA5SA52631SA6SA628

http://www.national.com

Absolute Maximum Ratings

DO Electrical Oberra	Levielies	
ESD Rating	2000V Min	
Lead Temperature (Soldering, 10 seconds)	+ 300°C	
All Input or Output Voltages with Respect to Ground	V_{CC} + 1V to -0.3V	NM Pos
Ambient Storage Temperature	-65°C to +150°C	Am

Operating Conditions

Ambient Operating Temperature NM95MS14 Positive Power Supply (V_{CC})

0°C to + 70°C 4.5V to 5.5V

DC Electrical Characteristics

				Limits		
Symbol	Parameter	Test Conditions	Min	Typ (Note 1)	Мах	Units
ICCA	Active Power Supply Current	f _{SCL} = 100 kHz		TBD	10.0	mA
ILI	Input Leakage Current	$V_{IN} = GND \text{ or } V_{CC}$		0.2	1.0	μΑ
ILO	Output Leakage Current	$V_{OUT} = GND$ to V_{CC}			1.0	μΑ
VIL	Input Low Voltage			-0.1	0.8	V
VIH	Input High Voltage		2.0		V _{CC} + 1.0	v
V _{OL}	Output Low Voltage	I _{OL} = 24 mA (Note 3) I _{OL} = 2.1 mA (Note 4)			0.4	v
V _{OH}	Output High Voltage	$I_{OH} = -3 \text{ mA} \text{ (Note 3)}$	2.4			V
		$I_{OH} = -400 \mu A (\text{Note 4})$	2.4			V

$\label{eq:capacitance} \textbf{Capacitance} ~ \textbf{T}_{A} = ~ + 25^{\circ} \textbf{C}, f = 1.0 ~ \text{MHz}, V_{CC} = 5 V$

Symbol	Test	Conditions	Max	Units
C _{I/O} (Note 2)	Input/Output Capacitance	$V_{I/O} = 0V$	8	pF
C _{IN} (Note 2)	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{OUT} (Note 2)	Output Capacitance	$V_{OUT} = 0V$	6	pF

Note 1: Typical values are for T_{A} = 25 $^{\rm o}C$ and nominal supply voltage (5V).

Note 2: This parameter is periodically sampled and not 100% tested.

Note 3: These values are for ISA signals like SD[0:7], IRQx, DRQx. Note 4: These values are for card signal like IOCS[0:3]*, DO(EEPROM).

Note 4: These values are for card signal like (OCS[0.3]*, DO(EEPHOM).

AC Electrical Characteristics

Symbol	Parameter	Min	Max	Unit
t _{AEN}	AEN Valid to Command Active	100		ns
t _{AC}	Address Valid to Command Active	88		ns
t _{RVD}	Active Read to Valid Data		200	ns
t _{AH}	Address, AEN Hold from Inactive Command	30		ns
t _{RDH}	Read Data Hold from Inactive Read		5	ns
t _{WD}	Write Data Valid before Write Active	22		ns
t _{WDH}	Write Data Hold after Write Inactive	25		ns
t _{CSA}	Chip Selects Valid from Address Valid	5	25	ns
tcsc	Chip Selects Valid from Command Active	5	25	ns
t _{IDD}	Propagation Delay for IRQ/DRQ/DACK	5	25	ns

http://www.national.com



5

http://www.national.com

INTRODUCTION

The NM95MS14 is a single-chip solution for the ISA Plug 'n Play (PnP) specification. It implements the complete state machine and the necessary logic for supporting configurable Interrrupts and DMA channels on the ISA bus for one logical device. Apart from providing "Plug 'n Play" capability, it has built-in EEPROM that eliminates external EEPROM. This device is available in a space saving 48-pin Thin Quad Flat Pack (TQFP) package.

Functional Description

NM95MS14 has two modes of operation, viz, "DMA mode" and "Extended Interrupt mode". These modes are programmed using the mode select (MS) bits in one of the

Block Diagrams (Continued)

configuration registers (Refer to the User's guide for detailed information). Each of these modes are discussed below.

DMA Mode

In the DMA mode, support is provided for

- A) One on-board DMA request that is switchable to any two DMA channels on the ISA bus.
- B) Two on-board interrupt request lines switchable to any six IRQ lines on the ISA bus.
- C) Two programmable I/O chip selects for on-board logic.
- Figure 1 shows a Block Diagram of NM95MS14 configured for DMA Mode.



Chipselect Generation

Individual I/O chipselect can be generated in the following two ways:

A) Address Decode onlyB) Address Decode qualified by Command (IORD*, IOWR*).

On-Chip EEPROM

NM95MS14 has 6k of EEPROM on chip. All the PnP resource data structure for the logical device is stored in this EEPROM. Of the 6k bits, 4k bits are available for the logical device's external usage. The logical device can access the EEPROM through a microwire port, which is essentially a 4-wire serial bus. The pins CS, SK, DI & DO follow the exact timing as the standard microwire bus and are compatible to the NM93Cxx family of EEPROMs.

EEPROM Programming

The entire 6k bits of EEPROM can be programmed through the ISA bus. The EEPROM can be programmed by putting the device (NM95MS14) in the Config. state (as defined in the PnP standard). Under this state 4 registers at address 0xF0-0xF3 are accessible to program the EEPROM. The data to be programmed is loaded in register at address to be programmed is loaded in register at address to be programmed is loaded in register at address to be programmed is loaded in register at address 0xF1. The Ninth bit of address for 6k bits of memory is provided through the register at address 0xF0. Both read write are possible. The actual operation does not begin until Go Ahead (GA) bit is set. Programming a word takes approximately 10 ms. The status of the operation can be polled by the Status bit. This bit is set when the operation is in progress and will be reset when complete. The register at address 0xF0 is COMMAND register. This is the handshake register in programming the EEPROM and is explained below in a tabular format.

COMMAND register	0xF0	Bit[1:0]	- OP Code bits	10 - Read operation
				01 - Write operation
		Bit[2]	GA(Go ahead bits)	
			If	set to 1 the programming will continue.
		Bit[6:3]	- Reserved, should be 0.	
		Bit[7]	- It provides A8 of the ad-	dress. A[0:7] is provided by 0xF1 reg. (Note 1)
Address Register	0xF1	AddressF	Register [A0–A7]	
Data Register	0xF2	Data Byte	e [MSB]	
Data Register	0xF3	Data Byte	ELSB]	
STATUS Register	0x05	Bit[0]	- Status/Busy bit	
			"()" is busy, "1" is done.
	•			

Note 1: The PNP resource data portion of the internal memory is at high address. Hence to program that portion, Bit [7] of register 0XF0 (Address A8) should be set to "1".

http://www.national.com



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications