



Digital Signal Processor with PWM Modulator

General Description

The NJU26060-03A is a high performance 24-bit digital signal processor included sampling rate converter (SRC), PWM modulators. The NJU26060-03A provides SRS TruVolume, SRS WOW HD. The NJU26060-03A can be realize natural dynamic range compression (by TruVolume), and the feeling of being there (by WOW HD). The NJU26060-03A is suitable for stereo audio system such as active speaker systems, mini-components, and TVs.

Package



NJU26060-03A

Features

- Hardware

- 24bit Fixed-point Digital Signal Processing
- Clock Frequency : 24.576MHz, Embedded PLL Circuit
- Sampling rate converter (SRC) : Fs=8kHz to 192kHz 48kHz
- PWM modulator : 4ch Outputs (2 stereos)
- Digital interface transmitter (DIT) : 1 port
- Digital Audio Interface : 3 Input ports / 2 Output ports (switch over from PWM output)
- Digital Audio Format : I²S 24bit, Left-justified, Right-justified, BCK : 32/64fs
- Master / Slave Mode
 - Sampling Rate Converter: Slave mode
 - DSP: Master Mode
- Host Interface
 - I²C Bus (Fast-mode/400kbps)
- Power Supply $: V_{DD} = 3.3V$
- Input terminal:

- : 5V Input tolerant
- Package : SSOP44 (Pb-Free)
- Software
 - SRS TruVolume
 - SRS WOW HD
 - Master volume
 - Watch dog clock output
- * The detail hardware specification of the NJU26060-03A is described in the "NJU26060 Series Hardware Specification".

DSP Block Diagram




Fig 1. NJU26060-03A Hardware Block Diagram

Function Block Diagram




Fig 2. NJU26060-03A Block Diagram

Pin Configuration




Fig 3. NJU26060-03A Pin Configuration

Pin Description

Table 1. Pin Description

INIC I. FI	n Description		
Pin No.	Symbol	I/O	Description
1	RESETb	I	Reset (RESETb="Low" : DSP Reset)
2	PWM_MUTEb	l+	PWM Block Mute request input
3	PWM_DISb	l+	PWM Block Standby request input
4	SDA	OD	I ² C serial data I/O (connect to VSS with 3.3kohm when this is not used)
5	SCL	I	I ² C clock (connect to VSS when this is not used)
6	LRI	I-	LR Clock Input for Fs conversion side
7	BCKI	I-	Bit Clock Input for Fs conversion side
8	SDI0	I-	Audio Data Input 0
9	SDI1	I-	Audio Data Input 1
10	SDI2	I-	Audio Data Input 2
11	REGDISb	I	Built-in Power Supply Enable (connect to VDD)
12	VDD	Р	Power Supply +3.3V
13	VSS	G	GND
14	VREGO	PI	Built-in Power Supply Bypass (connect capacitors 10uF and 0.01uF)
15	VDDPLL	PA	PLL Power Supply +1.8V (connect to VREGO)
16	VSSPLL	GA	PLL Power Supply GND
17	PWMEN1	0	PWM1 enable output (PWMEN1='1': enable)
18	OUTRN1	OP	PWM1 R- output / Audio Data output 1 (setting Firmware)
19	OUTRP1	OP	PWM1 R+ output
20	OUTLN1	OP	PWM1 L- output / Audio Data output 0 (setting Firmware)
21	OUTLP1	OP	PWM1 L+ output
22	VSSPWM	GP	PWM Power Supply GND
23	VDDPWM	PP	PWM Power Supply +3.3V (decoupling capacitor is required to stable power supply
24	OUTLP0	OP	PWM0 L+ output
25	OUTLN0	OP	PWM0 L- output
26	OUTRP0	OP	PWM0 R+ output
27	OUTRN0	OP	PWM0 R- output
28	PWMEN0	0	PWM0 enable output (PWMEN0='1': enable)
29	PWM_ERRb	l+	PWM block stop request input (PWM_ERRb='0': PWM stop)
30	TEST1	I	for Test (connected to VSS)
31	VREGO	PI	Built-in Power Supply Bypass (connect capacitors 10uF and 0.01uF)
32	VSS	G	GND
33	VDD	Р	Power Supply +3.3V
34	CLKOUT	0	OSC Output
35	CLK	I	OSC Clock Input
36	TEST2	I-	for Test (connected to VSS)
37	PROC	l+	PROC terminal
38	WDC	0+	Watch dog clock terminal
39	GPO	OD	General Purpose Output (select L / Hi-z by command)
40	TEST3	-	for Test (connected to VSS)
41	SDO	0	OFF / DIT output 0 / GPO(same function as pin#39) (selected by command)
42	МСКО	0	Master Clock Output for A/D, D/A
43	LRO	0	LR clock Output
44	BCKO	0	Bit clock Output

Note :

I : Input I+ : Input (F

- O: Output
- : Input (Pull-up) I -: Input (Pull-down)
- OD : Bi-directional (Open Drain) This pin requires a pull-up resistance.
- I/O : Bi-directional PI: Built-in Power Supply Bypass
- OP : PWM output(supply for VDDPWM)

NOTICE: Does not keep the terminal without the pull-up resistance or the pull-down resistance open. The functions of SDIO0 to SDIO2, SDO, OUTxxx depend on the IC specifications.

Audio Clock

Three kinds of clocks are needed for digital audio data transfer.

- (1) LR clock (LRI, LRO) is needed by serial-data transmission. It is the same as the sampling frequency of a digital audio signal.
- (2) Bit clock (BCKI, BCKO) is needed by serial-data transmission. It becomes the multiple of LR clock.
- (3) Master clock (MCKO) needed by A/D, D/A converter, etc. It becomes the multiple of LR clock. It is not related to serial audio data transmission.

The NJU26060-03A support serial data format that includes 32(32fs) or 64(64fs) BCK clocks.

The NJU26060-03A supplies the clock necessary for digital audio data transmission to an external device as a master device by each terminal of MCKO, BCKO, and LRO. On the other hand, the sampling rate converter that works as a slave device takes digital audio data with the clock input to BCKI and the terminal LRI, and converts the sampling frequency into the clock system composed of MCKO/BCKO/LRO. After internal reset ends as a master clock, the terminal MCKO sets the buffer output or 2 dividing frequency the output of the input clock to the terminal CLK. The stop is also possible according to the command of the firmware.

The NJU26060-03A is used by 512 times the internal operation sampling frequency (It is 24.576MHz in the sampling frequency 48kHz). In that case, NJU26060-03A can output 64 times, 32 times the bit clock to of the LR clock one time the sampling frequency and of each, and 512 times and 256 times the master clock as a mastering device. Table 5 shows the relation of each clock.

The NJU26060 series support two clock frequencies (24.576kHz ,or 22.572kHz) as hardware specifications. However NJU26060-03A acceptable one clock frequency (24.576kHz), cause of the software on NJU26060-03A supports one clock frequency (24.576kHz).

Clock Signal	Multiple Frequency	Clock Frequency	
Clock Olgria	Multiple 1 requeries	24.576MHz(for pin#35)	
LRO	1Fs	48kHz	
BCKO(32Fs)	32Fs	1.536MHz	
BCKO(64Fs)*	64Fs	3.072MHz	
MCKO(256Fs)*	256Fs	12.288MHz	
MCKO(512Fs)	512Fs	24.576MHz	

 Table 2.
 Supply Clock for CLK pin Frequency and BCKO, LRO, MCKO

* default for starting up

Serial Audio Data Input/Output

Audio interface of the NJU26060-03A includes three data input ports: SDI0, SDI1 and SDI2 (Table 3), and three data output ports: SDO0, SDO1 and SDO2 (Table 4).

Table 3. Serial Audio	Input Pin Description
-------------------------------	-----------------------

Pin No.	Symbol	Description
8	SDI0	Audio Data Input 0
9	SDI1	Audio Data Input 1
10	SDI2	Audio Data Input 2

Table 4.	Serial Audio	Output Pin	Description
----------	--------------	-------------------	-------------

Pin No.	Symbol	Description
20	OUTLN1	Audio Data Output 0 (L/R)
18	OUTRN1	Audio Data Output 1 (SW/SW)
41	SDO	OFF

Pin#20, 18 can be change the function to PWM1 output. Pin#41 can be change the function to DIT

(output 0) or GPO output (the function is same as Pin#39). Refer to table1.

I²C bus Interface

I²C bus interface transfers data to the SDA pin and clocks data to the SCL pin. SDA pin is a bi-directional open drain and requires a pull-up resister.

The slave address is set up as Table 5. When the initialization is finished (After reset NJU26060-03A), NJU26030-06A can be communicated with Host. However until finished the initialization, the Host can't be get any correct responses.

Note : The serial host interface supports "Standard-Mode (100kbps)" and "Fast-Mode (400kbps)" I²C bus data transfer.




Table 5. Serial Host Interface Pin Description

General-purpose in/out pin

The NJU26060 Series has general-purpose in/out pin. On NJU26060-03A, these terminals operate as below functions (Table 6).

Pin No.	Symbol	Description
40	TEST3 (Pull-down I)	Terminal for a test. Connect to VSS
39	GPO (O)	General-purpose output. The output status (Low/Hi-Z) can be selected by host command. Connect to VDD with pull-up resistor.
38	WDC (O)	Output of the watchdog clock. This terminal is toggled between "Low" and "High" in the audio processing. Thus, this terminal notifies the correct operating to another devices. If monitored by watchdog IC, microcontroller, and so on, abnormal condition can be detected. The rate of WDC is 100msec (10Hz).
37	PROC (O)	PROC terminal, H: However reset the NJU26060-03A, signal processing is not started. To start signal processing, start command is required. L: After reset the NJU26060-03A, signal processing is started (default setting: master volume is muted).

Command Table

Table 7	7. Co	omma	and	table
				LUNIC

Table 7.	
No.	Function
1	Set Task
2	System State
3	Smooth Control Config
4	Master Volume Control Command
5	GPO Control Command
6	TruVolume Input Gain Command
7	TruVolume Output Gain Command
8	TruVolume Bypass Gain Command
9	TruVolume Mode Command
10	WOWHD Function Set Up Command
11	WOWHD Out Mode Set Up Command
12	SRS3D Set Up Command
13	Trubass Channel Select Command
14	Trubass Set Up Command
15	Subwoofer Crossover Freq Set Up Command
16	WOWHD Bypass Trim Set Up Command
17	WOWHD Input Trim Set Up Command
18	SRS3D Space Control Gain Set Up Command
19	SRS3D Center Control Gain Set Up Command
20	Definition Control Gain Set Up Command
21	Focus Control Gain Set Up Command
22	Trubass Front Control Gain Set Up Command
23	Trubass Lfe Control Gain Set Up Command
24	Limiter Level Set Up Command
25	Input Select Command
26	PWM0 Set Command
27	PWM1 Set Command
28	DIT Set Command
29	Version Number Request Command
30	Revision Number Request Command
31	Start Command (MasterVolume=0dB)
32	Start Command (MasterVolume=-infdB)
33	Nop Command

License Information

The "TruVolume", and "WOW HD" technology rights incorporated in the NJU26060-03A are owned by SRS Labs, a U.S. Corporation and licensed to New Japan Radio Co., Ltd.. Purchaser of NJU26060-03A must sign a license for use of the chip and display of the SRS Labs trademarks. Any products incorporating the NJU26060-03A must be sent to SRS Labs for review. "TruVolume", and "WOW HD" is protected under US and foreign patents issued and/or pending. "TruVolume", "WOW HD", SRS and **COD** symbol are trademarks of SRS Labs, Inc. in the United States and selected foreign countries. Neither the purchase of the NJU26060-03A, nor the corresponding sale of audio enhancement equipment conveys the right to sell commercialized recordings made with any SRS technology. SRS Labs requires all set makers to comply with all rules and regulations as outlined in the SRS Trademark Usage Manual separately provided.

For further information, please contact::

SRS Labs, Inc. 2909 Daimler Street. Santa Ana, CA 92705 USA Tel: 949-442-1070 Fax: 949-852-1099 http://www.srslabs.com

[CAUTION]