

# 47μF AC-Coupling Capacitor 3-Input 1-Output Video Driver with LPF

#### **■FEATURES**

Operating Voltage 4.5 to 9.5V

Small output coupling capacitor 47µF

•3-Input 1-Output Video Switch

•6dB Amplifier, 75ohm Driver

●Internal LPF 0dBtyp.at 6.75MHz

-40dBtyp.at 27MHz

Mute Circuit

Bipolar Technology

●Package Outline SSOP14


#### **■GENERAL DESCRIPTION**

NJM41050 is a 3-Input 1-Output general-purpose video switch. It includes 6dB amplifier and 75ohm driver circuit. The NJRC original Technology "ASC(Advanced SAG Correction)" realizes  $47\mu F$  AC-Coupling Capacitor which enables to downsize mounting space.


#### **■APPLICATION**

- Car Navigation
- AV Receiver

## **■APPLICATION CIRCUIT**



# **■EQUIVALENT CIRCUIT · BLOCK DIAGRAM**






# ■47µF AC-Coupling Capacitor Video Switch Series


Input-Output	Part No.
8in-2out	NJW1341
4in-2out	NJW1342

# **■PIN CONFIGURATION**



PIN NO.	SYMBOL	DESCRIPTION
1	VIN1	Video Signal Input Terminal
2	SW1	Video Signal Switch Terminal
3	VIN2	Video Signal Input Terminal
4	SW2	Video Signal Switch Terminal
5	VIN3	Video Signal Input Terminal
6	MUTE	Mute Terminal
7	N.C.	-
8	VOUT	Video Signal Output Terminal
9	GND	GND Terminal
10	VCC	Power Supply Terminal
11	SREFV	Sag correction Terminal
12	VSAG	Sag correction Terminal
13	SSIGV	Sag correction Terminal
14	N.C.	-

# **■MARK INFORMATION**



# **■ORDERING INFORMATION**

PART NUMBER	PACKAGE OUTLINE	RoHS	HALOGEN- FREE	TERMINAL FINISH	MARKING	WEIGHT (mg)	MOQ(pcs)
NJM41050V	SSOP14	Yes	Yes	Sn-2Bi	41050	65	2,000



#### **■ABSOLUTE MAXIMUM RATINGS**


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	VCC	13.0	V
Power Dissipation (Ta=25°C) <sup>(4)</sup>	$P_D$	500(1)	mW
Operating Temperature Range	T <sub>opr</sub>	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-40 to +150	°C

<sup>(1)</sup> At on a board of EIA/JEDEC specification. (114.3 x 76.2 x 1.6mm Two layers, FR-4)

#### **■RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	RATINGS	UNIT
Operating Voltage	Vopr	4.5 to 9.5	V

#### **■POWER DISSIPATION vs. AMBIENT TEMPERATURE**





# ■ELECTRICAL CHARACTERISTICS (Ta=25°C, V<sup>+</sup>=5V, RL=150Ω, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Current	Icc	No input signal	ı	15.0	22.0	mA
Supply Current at Power Save Mode		Mute mode	-	1.5	2.4	mA
Voltage Gain	Gv	Vin=1MHz, 1.0Vp-p Sine- signal	5.5	6.0	6.5	dB
Maximum Output Level	Vom	Vin=100kHz,Sine-signal, THD=1%,	2.2	-	-	Vp-p
LPF Characteristics	Gf6.75M	Vin=6.75MHz/1MHz, 1.0Vpp Sine-signal	-1.0	0	+1.0	dB
	Gf27 M	Vin=27MHz/1MHz, 1.0Vpp Sine-signal -		-40.0	-24.0	
Channel Cross talk	CT	Vin=4.43MHz, 1.0Vp-p, Sine-signal	-	-80		dB
Differential Gain	DG	Vin=1.0Vp-p 10step video signal	-	0.5	-	%
Differential Phase	DP	Vin=1.0Vp-p 10step video signal	-	0.5	-	deg
SW Sink Current High Level	I <sub>SWH</sub>	V=5V	1	-	300	μΑ
SW Sink Current Low Level	I <sub>SWL</sub>	V=0.3V	-	-	30	μΑ
SW Voltage High Level	$V_{\text{thH}}$	SW1,SW2,MUTE	2.0	-	V <sup>+</sup>	V
SW Voltage Low Level	$V_{ ext{thL}}$	SW1,SW2,MUTE	0	-	1.0	V

# **■CONTROL TERMINAL**

PARAMETER	STATUS	MODE
SW1	Н	VIN2 OUTPUT
	L	VIN1 OUTPUT
	OPEN	VIN1 OUTPUT


PARAMETER	STATUS	MODE
SW2	Н	VIN3 OUTPUT
	L	VIN1 or VIN2 OUTPUT
	OPEN	VIN1 or VIN2 OUTPUT

PARAMETER	STATUS	MODE
MUTE	Н	ACTIVE
	L	MUTE
	OPEN	MUTE

OUTPUT SIGNAL	SW1	SW2	MUTE
VIN1	L or OPEN	L or OPEN	Н
VIN2	Н	L or OPEN	Н
VIN3	-	Н	Н
MUTE	-	-	L or OPEN




# **■TEST CIRCUIT**






# **■APPLICATION CIRCUIT 1**



# ■APPLICATION CIRCUIT 2 (Two-system drive)



Note) NJM41050 has possibilities that decrease in the capacitance in low-frequency band when the ceramic capacitor is used (pin8). It is a possibility that the sag is generated when the ceramic capacitor decreases capacity. Please verify it in consideration of the capacity drop of the ceramic capacitor.





## **■TERMINAL FUNCTION**


PINNo.	PINNAME	FUNCTION	EQUIVALENTCIRCUIT	DCVOLTAGE
1 3 5	VIN1 VIN2 VIN3	Video Signal Input Terminal	V+ 270 270 GND	1.7V
2 4 6	SW1 SW2 MUTE	Video Signal Switch Terminal Mute Terminal	56k 56k GND	-
8	VOUT	Video Signal Output Terminal	V+  8k  GND	1.3V
11	SREFV	Sag correction Terminal	270 GND	1.7V
12	VSAG	Sag correction Terminal	270 10k 	1.7V
13	SSIGV	Sag correction Terminal	270 270 GND	1.7V





# **■TYPICAL CHARACTERISTICS**


















# **■TYPICAL CHARACTERISTICS**






# **■TYPICAL CHARACTERISTICS**





#### **TYPICAL CHARACTERISTICS**





#### **■Clamp** circuit

#### 1. Operation of Sync-tip-clamp


Input circuit will be explained. Sync-tip clamp circuit (below the clamp circuit) operates to keep a sync tip of the minimum potential of the video signal. Clamp circuit is a circuit of the capacitor charging and discharging of the external input Cin. It is charged to the capacitor to the external input Cin at sync tip of the video signal. Therefore, the potential of the sync tip is fixed.


And it is discharged charge by capacitor Cin at period other than the video signal sync tip. This is due to a small discharge current to the IC.

In this way, this clamp circuit is fixed sync tip of video signal to a constant potential from charging of Cin and discharging of Cin at every one horizontal period of the video signal.

The minute current be discharged an electrical charge from the input capacitor at the period other than the sync tip of video signals. Decrease of voltage on discharge is dependent on the size of the input capacitor Cin.

If you decrease the value of the input capacitor, will cause distortion, called the H sag. Therefore, the input capacitor recommend on more than 0.1 uF.





< Waveform of input terminal >

#### 2. Input impedance

The input impedance of the clamp circuit is different at the capacitor discharge period and the charge period.

The input impedance of the charging period is a few  $k\Omega$ . On the other hand, the input impedance of the discharge period is several  $M\Omega$ . Because is a small discharge-current through to the IC.

Thus the input impedance will vary depending on the operating state of the clamp circuit.

# 3. Impedance of signal source

Source impedance to the input terminal, please lower than  $200\Omega$ . A high source impedance, the signal may be distorted. If so, please to connect a buffer for impedance conversion.



#### ■About the ASC(Advanced SAG Correction) circuit

Advanced SAG Correction circuit is our own sag correction technology (patent). It can reduce the output coupling capacitor than conventional sag correction circuit. You can use the ASC circuit, it will contribute to space saving. Also, because it is not in the output capacitor-less, does not have any anxiety which the output is short-circuited.

This section describes the following four items.

- 1) Overview of the ASC circuit
- 2) How to set up an external circuit
- 3) Circuit example of when the two systems drive
- 4) Notes on Using


#### 1) Overview of the ASC circuit

A high-pass filter in the load resistance and output coupling capacitor is configured. Sag occurs because the low-frequency component of the signal is attenuated by this high-pass filter. ASC circuit amplifies the low-frequency component of the signal, corrects for attenuation of the low-frequency component.

The figure below shows ASC around circuit.

SAG terminal is a signal output terminal for correcting the sag. Low pass filter of the resistor R1 and the capacitor C1 will cancel the high-pass filter of the load resistor RL and an output coupling capacitor which is connected to the OUT terminal. And, it is connected to the SSIG terminal. The signal input to the SSIG terminal by processing inside the IC, and generates a signal for correcting the sag.

ASC circuit for amplification the low frequency components of the signal, require a wide dynamic range. The low-pass filter of the resistor R2 and the capacitor C2, to generate a signal of APL (Average Picture Level) voltage. And input to the VREF terminal. Use this voltage of SREF terminal it has to optimize the voltage of the internal IC. ASC circuit generates a sag correction waveform by processing the signal of SSIG terminal and SREF terminal. If sag correction component is large, it may exceed the dynamic range of IC. ASC circuit will stop the operation of the sag correction function if it exceeds the dynamic range by sag correction circuit. Therefore, and preventing that the signal is clipped to fit within the dynamic range.





#### 2) How to set up an external circuit

This section describes the constant setting steps of the ASC around circuit.

1: First, determine the cut-off frequency: fcout of the high-pass filter to resistance: RL and the output capacitor: COUT of the OUT terminal is configured.

The output capacitor: COUT, please be more than 47uF.

$$fcout = \frac{1}{2\pi \cdot COUT \cdot RL}$$

2: The low-pass filter with a resistor R1 (> 10kΩ) and capacitor C1 is configured. Please refer to the cut-off frequency fc1 the same as fcout.

$$fc1 = \frac{1}{2\pi \cdot C1 \cdot R1} = fcout$$

3: The low-pass filter with a resistor R2 (>  $10k\Omega$ ) and capacitor C2 is configured. Please do cut-off frequency fc2 is less than or equal to 3Hz.

$$fc2 = \frac{1}{2\pi \cdot C2 \cdot R2} \le 3$$

4: Please make sure that the combined resistance R1 // R2 of the resistors R1 and R2 is equal to or more than  $5k\Omega$ . And please check the sag characteristics.

# Parameter Set example

Set the constant in the case where the output capacitor COUT =  $47 \mu$ F, and a resistor RL =  $150 \Omega$ .

1. Calculate the cut-off frequency of the high-pass filter formed by capacitor 47uF and resistance  $150\Omega$  of OUT terminal.

$$fcout = \frac{1}{2\pi \cdot COUT \cdot RL} = \frac{1}{2\pi \cdot 47u \cdot 150} = 22.6[Hz]$$

2. LPF is configured by a resistor R1 (>  $10k\Omega$ ) and capacitor C1, and so the cut-off frequency fc1 is the same as fcout.

$$fc1 = \frac{1}{2\pi \cdot C1 \cdot R1} = \frac{1}{2\pi \cdot 0.1u \cdot R1} = 22.6$$

$$R1 = \frac{1}{2\pi \cdot 0.1\mu \cdot 22.6} = 70.4[k\Omega] \approx 68[k\Omega]$$

Calculation results of the resistor R1 is  $70.4k\Omega$ . Here are the  $68k\Omega$  available at E6 series.

3. LPF is configured by a resistor R2 (>  $10k\Omega$ ) and capacitor C2, and cut-off frequency fc2 is set to be less t than 3Hz. When the capacitor C2 to 1uF, and will be as follows.

$$fc2 = \frac{1}{2\pi \cdot C2 \cdot R2} = \frac{1}{2\pi \cdot 1u \cdot R2} < 3$$

$$R2 > \frac{1}{2\pi \cdot 1\mu \cdot 3} = 53[k\Omega] \Rightarrow 68[k\Omega]$$

Calculation results of the resistor R2 must be more than or equal to  $53k\Omega$ . Therefore, it is the resistor R1 and the same  $68k\Omega$ .

4. Make sure that the combined resistance of R1 and R2 is equal to or more than  $5k\Omega$ 

$$R1//R2 = 68k//68k = 34k$$

After constant determination, each characteristic is please makes sure that there is no problem.

This setting example is the same as the test circuit diagram of the data sheet.




#### 3) Circuit example of two systems drive

An example of a circuit of the two systems drive is shown in the following figure. In the case of a two-system drive, the output capacitor requires COUTa and COUTb. As the cut-off frequency of the high-pass filter is the same, the output capacitor (COUTa, COUTb) and resistance (RLa, RLb) please set.

$$fcout = \frac{1}{2\pi \cdot COUTa \cdot RLa} = \frac{1}{2\pi \cdot COUTb \cdot RLb}$$

Element constant of SAG terminal and SSIG terminal and SREF terminal, please set according to the previous section on how to set up.

#### < Two system drive circuit >



# 4) Usage note

Resistance value of SAG terminal R (= R1 # R2), please be more than 5k $\Omega$ .

If the resistance is small, the signal to output to the OUT terminal may be distorted.

Wiring of SAG terminal and SREF terminal and SSIG terminal please do as much as possible short.

If the noise is mixed to these terminals, the noise is mixed in signals output to the OUT terminal.

If you want to use a ceramic capacitor, please use a capacitor with good DC bias characteristics.

Ceramic capacitors, capacitance value will vary depending on the DC voltage to be applied. This characteristic is referred to as the DC bias characteristics. There is the actual capacitance value and the desired capacitance value is shifted by this DC bias characteristics. Thereby, it may sag correction function does not work well.

You may also set the constants of external elements does not work sag correction function.

If sag correction component is large, it becomes a waveform signal exceeds the dynamic range of the IC.

In order to prevent that the signal exceeds the dynamic range is to clip, ASC circuit will stop the sag correction function.


In this case, whether to enhance the power supply voltage, or change each element constant by increasing the output capacitor



#### **■**Waveform example

Input: Bounce signal (IRE0%, IRE100%, 30Hz), RL=150 $\Omega$ 


Waveform: yellow = Input signal, green = Output signal, purple = OUT1 signal, red = Sag correction stop period



If the power supply voltage is low, if the output capacitor is small, to prevent signal clipping beyond the dynamic range of the OUT terminal, sag correction function stops.

Input: White 100%, RL=150 $\Omega$ 

Waveform: yellow = Input signal, green = Output signal, purple = OUT1 signal






# ■Waveform example at Black-and-White change

Input: Black-and-White change signal, RL=150 $\Omega$ 

Waveform: yellow = Input signal, green = Output signal, red = OUT1 signal





DC level will change by APL fluctuation at the black-and-white change. The rate of change of the DC level is dependent on the capacitance value of Cout.



# **■PACKAGE OUTLINE**


# SSOP14





# **■SOLDER FOOT PRINT**

PKG	b	I	С	e1	e
SSOP14	0.35	1.00	3.90	5.90	0.65



Note: These solder foot print dimensions are just examples.

When designing PCB, please estimate the pattern carefully.

Unit: mm



#### **■PACKING SPECIFICATION**


#### **General Description**

NJRC delivers ICs in 4 methods, plastic tube container, two kinds of Taping, tray and vinyl bag packing. Except adhesive tape treated anti electrostatic and contain carbon are using as the ESD ( Electrostatic Discharge Damage ) protection.

Unit: mm

SSOP Emboss Taping(TE1)

Symbol	SSOP14	Remark
Α	6.95	Bottom size
В	5.4	Bottom size
D <sub>0</sub>	1.55±0.05	
D <sub>1</sub>	1.55±0.1	
E	1.75±0.1	1 1
F	5.5±0.05	
P <sub>0</sub>	4.0±0.1	
P <sub>1</sub>	8.0±0.1	1 1
P <sub>2</sub>	2.0±0.05	
Т	0.3±0.05	
T <sub>2</sub>	1.9	
W	12.0±0.3	
W <sub>1</sub>	9.5	Thickness 0.1MAX





Symbol SSOP14

A Ø254±2
B Ø100±1

A Ø254±2
B Ø100±1
C Ø13±0.2
D Ø21±0.8
E 2±0.5
W 13.5±0.5
W1 2±0.2
Unit: mm

Contents 2,000 pcs








#### **■RECOMMENDED MOUNTING METHOD**

\* Recommended reflow soldering procedure



a:Temperature ramping rate :1 to 4 /s : 150 to 180 b: Pre-heating temperature time : 60 to 120s c:Temperature ramp rate :1 to 4 /s d:220 or higher time : Shorter than 60s : Shorter than 40s e:230 or higher time : Lower than 260 f:Peak temperature g:Temperature ramping rate :1 to 6 /s

The temperature indicates at the surface of mold package.



#### [CAUTION]

- 1. New JRC strives to produce reliable and high quality semiconductors. New JRC's semiconductors are intended for specific applications and require proper maintenance and handling. To enhance the performance and service of New JRC's semiconductors, the devices, machinery or equipment into which they are integrated should undergo preventative maintenance and inspection at regularly scheduled intervals. Failure to properly maintain equipment and machinery incorporating these products can result in catastrophic system failures
- The specifications on this datasheet are only given for information without any guarantee as regards either mistakes or omissions. The application circuits in this datasheet are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.
   All other trademarks mentioned herein are property of their respective companies.
- To ensure the highest levels of reliability, New JRC products must always be properly handled.
   The introduction of external contaminants (e.g. dust, oil or cosmetics) can result in failures of semiconductor products.
- 4. New JRC offers a variety of semiconductor products intended for particular applications. It is important that you select the proper component for your intended application. You may contact New JRC's Sale's Office if you are uncertain about the products listed in this catalog.
- 5. Special care is required in designing devices, machinery or equipment which demand high levels of reliability. This is particularly important when designing critical components or systems whose failure can foreseeably result in situations that could adversely affect health or safety. In designing such critical devices, equipment or machinery, careful consideration should be given to amongst other things, their safety design, fail-safe design, back-up and redundancy systems, and diffusion design.
- 6. The products listed in the catalog may not be appropriate for use in certain equipment where reliability is critical or where the products may be subjected to extreme conditions. You should consult our sales office before using the products in any of the following types of equipment.

Aerospace Equipment
Equipment Used in the Deep sea
Power Generator Control Equipment (Nuclear, Steam, Hydraulic)
Life Maintenance Medical Equipment
Fire Alarm/Intruder Detector
Vehicle Control Equipment (airplane, railroad, ship, etc.)
Various Safety devices

- 7. New JRC's products have been designed and tested to function within controlled environmental conditions. Do not use products under conditions that deviate from methods or applications specified in this catalog. Failure to employ New JRC products in the proper applications can lead to deterioration, destruction or failure of the products. New JRC shall not be responsible for any bodily injury, fires or accident, property damage or any consequential damages resulting from misuse or misapplication of its products. Products are sold without warranty of any kind, either express or implied, including but not limited to any implied warranty of merchantability or fitness for a particular purpose.
- 8. Warning for handling Gallium and Arsenic(GaAs) Products (Applying to GaAs MMIC, Photo Reflector). This Products uses Gallium(Ga) and Arsenic(As) which are specified as poisonous chemicals by law. For the prevention of a hazard, do not burn, destroy, or process chemically to make them as gas or power. When the product is disposed, please follow the related regulation and do not mix this with general industrial waste or household waste.
- 9. The product specifications and descriptions listed in this catalog are subject to change at any time, without notice.

