



5A,40V High Efficiency Synchronous Step-Down DC/DC Converter

Description

NDP1450KC is a high efficiency, monolithic synchronous step-down DC/DC converter utilizing a constant frequency, average current mode control architecture. Capable of delivering up to 5A continuous load with excellent line and load regulation. The device operates from an input voltage range of 7V to 38V and provides an adjustable output voltage from 1V to 25V.

The NDP1450KC features short circuit and thermal protection circuits to increase system reliability. The internal soft-start avoids input inrush current during startup.

The NDP1450KC require a minimum number of external components, and a wide array of protection features to enhance reliability


Features

- Wide VIN Range : 7V to 38V
- 5A Continuous Output Current
- Up to 95% Efficiency @ 24V Input
- Dual-Channel CC/CV Mode Control
- Brick Wall Current Limit
- Built in Adjustable Line-Compensation
- Adjustable Output Voltages
- +/-1.5% Output Voltage Accuracy
- +/- 5% Current Limit Accuracy.
- Integrated 14mΩ High Side Switch
- Integrated 14mΩ Low Side Switch
- Fixed 130KHz Frequency
- Burst Mode Operation at Light Load
- Internal loop Compensation
- Internal Soft Start
- Thermally Enhanced SOP8 Package

Applications

- Car Charger
- Rechargeable Portable Devices
- Networking Systems
- Distributed Power Svstems

Typical Application



Note: When using a solid or ceramic input Cap, It is recommended to parallel a TVS diode.




Absolute Maximum Ratings (at TA = 25°C)

Characteristics	Symbol	Rating	Unit
VIN to GND		-0.3 to 42	V
SW to GND		-0.3 to VIN+0.3	V
BST to GND		-0.3 to VIN+6	
FB, FS to GND		-0.3 to +6	V
CSP, CSN1, CSN2 to GND		-0.3 to 25	V
Junction to Ambient Thermal Resistance		105	°C/W
Operating Junction Temperature		-40 to 150	°C
Storage Junction Temperature		-55 to 150	°C
Thermal Resistance from Junction to case	θ_{JC}	15	°C/W
Thermal Resistance from Junction to ambient	θ_{JA}	40	°C/W

Pin Function And Descriptions

PIN	Name	Description
1	FB	Feedback Of Output Voltage
2	CSP	Positive input of Current Sense
3	CSN1	Negative input of Current Sense1
4	CSN2	Negative input of Current Sense2
5	GND	Ground
6	VIN	Power Input
7	BST	Boot Strap
8	SW	Switching node Connected With a Inductor



Order information

Order Information	Top Marking
NDP1450 K C Pin NO. C:8 Package K: SOP8 Product Number	NDP1450KC DYWWX DY: Year (D8=2018,D9=2019,...) WW: Weekly (01-53) X : Internal ID Code



Electrical Characteristics

T_J = 25°C. V_{IN} = 12V, unless otherwise noted

Characteristics	Symbol	Conditions	Min	Typ	Max	Units
Input Voltage	V _{IN}		7	-	38	V
UVLO Voltage	V _{UVLO}			6.2	7	V
UVLO Hysteresis				0.8		V
Input over voltage protect	V _{ovp}		38			V
Quiescent Current	I _{CCQ}	V _{FB} = 1.2V, no switch	-	1300	-	uA
Standby Current	I _{SB}	No Load	-	1.7	2.2	mA
FB Reference Voltage	V _{FB}		0.985	1	1.015	V
V _{FB} bias Current	I _{FB}				0.2	uA
Current Sense AMP	V _{CS1}	CSP-CSN1	57	60	63	mV
	V _{CS2}	CSP-CSN2	57	60	63	mV
Switching Frequency	F _{SW}	FS Floating		130		KHz
FS Shut down	V _{FSEN}			0.6		V
Maximum Duty Cycle				98	-	%
Minimum On-Time			-	250	-	ns
Current Limit	I _{LIM}		7			A
V _{FB} short protect	V _{FBSCP}			0.6		V
Hicup Interval	T _{hicup}			500		mS
Soft start Time	T _{ss}			2		mS
RDS _{ON} Of Power MOS	High side	Temp=25°C			14	mΩ
	Low side	Temp=25°C			14	mΩ
Thermal Regulation	T _{TR}			145		°C
Thermal shutdown Temp	T _{SD}		-	165	-	°C
Thermal Shutdown Hysteresis	T _{SH}		-	30	-	°C



The diagram illustrates the internal architecture of the UC1845B Buck-Boost Converter IC. Key functional blocks and their connections include:

- SOFT-START**: A block that provides a controlled ramp-up to the error amplifier.
- ERROR AMPLIFIER**: Receives feedback from the **FB** pin (connected to **VIN**) and the **1.0V** reference. Its output drives the **ITH** current source, which is connected to the **BURST AMPLIFIER** via a resistor and a diode to ground.
- BURST AMPLIFIER**: A current-mode amplifier that drives the **MAIN I-COMPARATOR** and the **BUCK LOGIC AND GATE DRIVE** block. It includes a voltage source symbol.
- SLOPE COMPENSATION**: A block that provides a sawtooth ramp to the **MAIN I-COMPARATOR** and the **BUCK LOGIC AND GATE DRIVE** block.
- OSCILLATOR**: Provides a clock signal (**CLK**) to the **BUCK LOGIC AND GATE DRIVE** block.
- MAIN I-COMPARATOR**: Compares the output voltage (from the **SW** pin) with the **BURST AMPLIFIER** output to regulate the output.
- OVERCURRENT COMPARATOR**: Monitors the output current for overcurrent protection.
- REVERSE COMPARATOR**: Monitors the output voltage for reverse polarity.
- BUCK LOGIC AND GATE DRIVE**: The central control block that generates the PWM signal for the power MOSFETs. It is connected to the **CSN1** and **CSN2** pins for current sensing.
- Power MOSFETs**: Two MOSFETs are shown, one for the high-side switch and one for the low-side switch, connected to the **SW** pin. The low-side MOSFET's gate is connected to **INTV_{CC}**.
- External Connections**: The **VIN** pin is connected to the input voltage. The **BST** pin is connected to the output voltage. The **CSN1** and **CSN2** pins are connected to current sense resistors. The **FB** pin is connected to the feedback network.

Efficiency VS Iout

Efficiency (%) vs Iout (A) for Vin=12V, 24V, 31V. Efficiency increases rapidly from 0 to 1 A and then levels off, reaching approximately 95% for all input voltages at 6 A.

Δvout VS Iout

Δvout (mV) vs Iout (A) for Vin=12V, 24V, 31V. The output voltage drop increases linearly with Iout, with higher input voltages resulting in lower drops.

Δvout VS RUP(FB)

Δvout (mV) vs RUP(FB) (K). The output voltage drop increases linearly with RUP(FB), reaching approximately 2100 mV at 1300 K.

line comensation

vout (mV) vs Iout (A) for Vin=12V, 24V, 31V. The output voltage remains relatively constant around 5.15 mV, with a slight increase at higher Iout values.



Operation

The NDP1450KC is a high efficiency, monolithic, synchronous step-down DC/DC converter utilizing a constant frequency, average current mode control architecture. Average current mode control enables fast and precise control of the output current. It operates through a wide VIN range and regulates with low quiescent current. An error amplifier compares the output voltage with a internal reference voltage of 1.0V and adjusts the peak inductor current accordingly. overvoltage and undervoltage comparators will turn off the regulator.

Main Control Loop

During normal operation, the internal top power switch (N-channel MOSFET) is turned on at the beginning of each clock cycle, causing the inductor current to increase. The sensed inductor current is then delivered to the average current amplifier, whose output is compared with a saw-tooth ramp. When the voltage exceeds the v duty voltage, the PWM comparator trips and turns off the top power MOSFET. After the top power MOSFET turns off, the synchronous power switch (N-channel MOSFET) turns on, causing the inductor current to decrease. The bottom switch stays on until the beginning of the next clock cycle, unless the reverse current limit is reached and the reverse current comparator trips. In closed-loop operation, the average current amplifier creates an average current loop that forces the average sensed current signal to be equal to the internal ITH voltage. Note that the DC gain and compensation of this average current loop is automatically adjusted to maintain an optimum

current-loop response. The error amplifier adjusts the ITH voltage by comparing the divided-down output voltage (VFB) with a 1.0V reference voltage. If the load current changes, the error amplifier adjusts the average inductor current as needed to keep the output voltage in regulation.

Low Current operation

The discontinuous-conduction modes (DCMs) are available to control the operation of the NDP1450KC at low currents. Burst Mode operation automatically switch from continuous operation to the Burst Mode operation when the load current is low

VIN Overvoltage Protections

In order to protect the internal power MOSFET devices against transient voltage spikes, the NDP1450KC constantly monitors the VIN pin for an overvoltage condition. When VIN rises above 38V, the regulator suspends operation by shutting off both power MOSFETs. Once VIN drops below 37V, the regulator immediately resumes normal operation. The regulator executes its soft-start function when exiting an overvoltage condition.

Cable Drop Compensation

Due to the resistive of charger's output Cable, The NDP1450KC built in a simple user programmable cable voltage drop compensation using the impedance at the FB pin. Choose the proper resistance values for charger's output cable as show in table 1:

R_{up} is the upper resistor the resistors divider net

R_{low} is the lower resistor the resistors divider net



R _{FB(UPER)} (K)	R _{low} (K)	Cable Drop compensation (mV)
100	25	75
160	39	250
360	91	570
470	120	750
820	200	1400
1200	300	2000

table 1

Applications Information

Input Capacitor (CIN) Selection

The input capacitance CIN is needed to filter the square wave current at the drain of the top power MOSFET. To prevent large voltage transients from occurring, a low ESR input capacitor sized for the maximum RMS current should be used. The maximum RMS current is given by:

$$I_{RMS} \cong I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where: $I_{RMS} \cong I_{OUT}/2$

This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Output Capacitor (COUT) Selection

The selection of COUT is determined by the effective series resistance (ESR) that is required

to minimize voltage ripple and load step transients as well as the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response. The output ripple, ΔV_{OUT} , is determined by:

$$\Delta V_{OUT} < \Delta I_L \left(\frac{1}{8 \cdot f \cdot C_{OUT}} + ESR \right)$$

The output ripple is highest at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic, and ceramic capacitors are all available in surface mount packages. Special polymer capacitors are very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR, but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and long-term reliability. Ceramic capacitors have excellent low ESR characteristics and small footprints.

Inductor Selection

Given the desired input and output voltages, the inductor value and operating frequency determine the ripple current:

$$\Delta I_L = \frac{V_{OUT}}{f \cdot L} \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)$$

Lower ripple current reduces power losses in the inductor, ESR losses in the output



capacitors and output voltage ripple. Highest efficiency operation is obtained at low frequency with small ripple current. However, achieving this requires a large inductor. There is a trade-off between component size, efficiency and operating frequency. A reasonable starting

Once the value for L is known, the type of inductor must be selected. Actual core loss is independent of core size for a fixed inductor value, but is very dependent on the inductance selected. As the inductance or frequency increases, core losses decrease. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase. Copper losses also increase as frequency increases. Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates “hard”, which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depends on the price versus size requirements and any radiated temperature of the part. If the junction temperature reaches approximately 150°C, both power switches will be turned off until the

point is to choose a ripple current that is about 40% of IOUT(MAX). To guarantee that ripple current does not exceed a specified maximum, the inductance should be chosen according to:

$$L = \frac{V_{OUT}}{f \cdot \Delta I_{L(MAX)}} \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)$$

field/EMI requirements. New designs for surface mount inductors are available from Coilcraft, Toko, Vishay, NEC/Tokin, TDK and Würth Elektronik.

Efficiency Considerations

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as: % Efficiency = 100% – (Loss1 + Loss2 + ...) where Loss1, Loss2, etc. are the individual losses as a percentage of input power. Although all dissipative elements in the circuit produce losses, three main sources usually account for most of the losses in NDP1450KC circuits: 1) I²R losses, 2) switching and biasing losses, 3) other losses.

Thermal Conditions

In a majority of applications, the NDP1450KC does not dissipate much heat due to its high efficiency and low thermal resistance. However, in applications where the NDP1450KC is running at high ambient temperature, high VIN, and maximum output current load, the heat dissipated may exceed the maximum junction


temperature drops about 30°C cooler. To avoid the NDP1450KC from exceeding the maximum junction temperature, the user will need to do



some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. If the application calls

for a higher ambient temperature and/or higher switching frequency, care should be taken to reduce the temperature rise of the part by using a heat sink or forced air flow.


Typical Applications





Package Description

8-Lead Standard Small Outline Package [SOP-8]



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.050	0.250	0.002	0.010
A2	1.250	1.650	0.049	0.065
b	0.310	0.510	0.012	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.150	0.185	0.203
E	3.800	4.000	0.15	0.157
E1	5.800	6.200	0.228	0.244
e	1.270 (BSC)		0.05 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°