Product Preview

N-Channel Power MOSFET 600 V, 550 m Ω

Features

- 100% Avalanche Tested
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

ABSOLUTE MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Pa	Symbol	NDF	NDD	Unit		
Drain-to-Sour	V_{DSS}	600		V		
Gate-to-Source	Gate-to-Source Voltage			±25		V
Continuous Steady Drain State Current		T _C = 25°C	I _D	9.5	8.5	Α
R _{θJC} (Note 1)		T _C = 100°C		6	5.4	
$\begin{array}{c} \text{Power} \\ \text{Dissipation} - \\ \text{R}_{\theta JC} \end{array}$	Steady State	T _C = 25°C	P _D	28	96	W
Pulsed Drain Current	t _p =	10 μs	I _{DM}	38	34	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	-55 to +150		°C
Source Current (Body Diode)			I _S	9.5	8.5	Α
Single Pulse Drain-to-Source Avalanche Energy			EAS	TBD		mJ
Lead Tempera Leads	T _L	260		°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Limited by maximum junction temperature

THERMAL RESISTANCE

Parameter	Symbol	Value	Unit	
Junction-to-Case (Drain)	NDF60N550U1 NDD60N550U1	$R_{\theta JC}$	4.4 1.3	°C/W
Junction-to-Ambient Steady	$R_{ hetaJA}$	50 33 96	°C/W	

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX		
600 V	550 mΩ @ 10 V		

N-Channel MOSFET







TO-220FP CASE 221AH

IPAK CASE 369D



MARKING AND ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)


Characteristic	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS			•		•		
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$		600			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				TBD		mV/°C
Drain-to-Source Leakage Current	I _{DSS}	V _{DS} = 600 V, V _{GS} = 0 V	T _J = 25°C			1	μΑ
			T _J = 125°C			50	
Gate-to-Source Leakage Current	I _{GSS}	V _{GS} = ±20 V	•			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_{D} = 50$	μΑ	2	TBD	4	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	Reference to 25°C, I _D =	= 50 μΑ		TBD		mV/°C
Static Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 4.$	8 A		530	550	mΩ
Forward Transconductance	9FS	V _{DS} = 15 V, I _D = 4.	8 A		TBD		S
DYNAMIC CHARACTERISTICS			-				
Input Capacitance	C _{iss}	V _{DS} = 50 V, V _{GS} = 0 V, f = 1 MHz			540		pF
Output Capacitance	C _{oss}				45		
Reverse Transfer Capacitance	C _{rss}				1		
Total Gate Charge	Qg	V _{DS} = 300 V, I _D = 9.5 A, V _{GS} = 10 V			20		nC
Gate-to-Source Charge	Q _{gs}				TBD		
Gate-to-Drain Charge	Q _{gd}				TBD		
Plateau Voltage	V _{GP}		•		TBD		V
Gate Resistance	R_{g}				TBD		Ω
RESISTIVE SWITCHING CHARACTER	ISTICS (Note 3)	-				
Turn-on Delay Time	t _{d(on)}				TBD		ns
Rise Time	t _r	V _{DD} = 300 V, I _D = 9.	.5 A,		TBD		
Turn-off Delay Time	t _{d(off)}	$V_{GS} = 10 \text{ V}, R_{G} = 0$	Ω		TBD		
Fall Time	t _f				TBD		
SOURCE-DRAIN DIODE CHARACTER	RISTICS		-		•		
Diode Forward Voltage	V_{SD}	1 054 1/ 01/	T _J = 25°C		TBD	1.6	V
		$I_S = 9.5 \text{ A}, V_{GS} = 0 \text{ V}$ $T_J = 100^{\circ} \text{C}$			TBD		1
Reverse Recovery Time	t _{rr}	$V_{GS} = 0 \text{ V}, V_{DD} = 30 \text{ V}$ $I_{S} = 9.5 \text{ A}, d_{i}/d_{t} = 100 \text{ A}/\mu\text{s}$			TBD		ns
Charge Time	ta				TBD		
Discharge Time	t _b				TBD		
	Q _{rr}				TBD		nC

Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

MARKING DIAGRAMS







A = Assembly Location

Y = Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION


Device	Package	Shipping [†]
NDF60N550U1G	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDD60N550U1-1G	IPAK (Pb-Free, Halogen-Free)	75 Units / Rail
NDD60N550U1T4G	DPAK (Pb-Free, Halogen-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TO-220 FULLPACK, 3-LEAD

CASE 221AH ISSUE C



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. CONTOUR UNCONTROLLED IN THIS AREA.


 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.13 PER SIDE. THESE DIMENSIONS ARE TO BE MEASURED AT OUTERMOST EXTREME OF THE PLASTIC BODY.


 5. DIMENSION b2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 2.00.

	MILLIMETERS			
DIM	MIN	MAX		
Α	4.30	4.70		
A1	2.50	2.90		
A2	2.50	2.70		
b	0.54	0.84		
b2	1.10	1.40		
С	0.49	0.79		
D	14.70	15.30		
E	9.70	10.30		
е	2.54	BSC		
H1	6.70	7.10		
L	12.70	14.73		
L1		2.80		
P	3.00	3.40		
Q	2.80	3.20		

PACKAGE DIMENSIONS

IPAK CASE 369D-01 ISSUE C





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.


	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE)

CASE 369AA-01 **ISSUE B**



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIN	ETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.086	0.094	2.18	2.38		
A1	0.000	0.005	0.00	0.13		
b	0.025	0.035	0.63	0.89		
b2	0.030	0.045	0.76	1.14		
b3	0.180	0.215	4.57	5.46		
С	0.018	0.024	0.46	0.61		
c2	0.018	0.024	0.46	0.61		
D	0.235	0.245	5.97	6.22		
E	0.250	0.265	6.35	6.73		
е	0.090	BSC	2.29 BSC			
Н	0.370	0.410	9.40	10.41		
L	0.055	0.070	1.40	1.78		
L1	0.108 REF		2.74 REF			
L2	0.020 BSC		0.51 BSC			
L3	0.035	0.050	0.89	1.27		
L4		0.040		1.01		
Z	0.155		3.93			

STYLE 2:

PIN 1. GATE

2. DRAIN

3. SOURCE 4. DRAIN

ON Semiconductor and under registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, ited. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative