# Low Voltage Synchronous Buck Controller

The NCP5211A is a low voltage synchronous buck controller. It contains all required circuitry for a synchronous buck converter using external N–Channel MOSFETs. High current internal gate drivers are capable of driving low  $R_{DS(on)}$  NFETs for better efficiency. The NCP5211A is in a 14 pin package to minimize PCB area.

The NCP5211A provides overcurrent protection, undervoltage lockout, soft start and built in adaptive nonoverlap. The NCP5211A is adjustable over a frequency range of 150 kHz to 750 kHz. This gives the designer more flexibility to make efficiency and component size compromises. The NCP5211A will operate on a single supply or a separate boost supply.

# Features

- Switching Regulator Controller
  - N-Channel Synchronous Buck Design
  - 1.0 Amp Gate Drive Capability
  - 200 ns Transient Response
  - Programmable Operating Frequency of 150 kHz-750 kHz
  - 0.8 V 1% Internal Reference
  - Lossless Inductor Sensing Overcurrent Protection
  - Cycle-by-Cycle Short Circuit Protection
  - Programmable Soft Start
  - 40 ns GATE Rise and Fall Times (3.3 nF Load)
  - 70 ns Adaptive FET Nonoverlap Time
  - Differential Remote Sense Capability
- System Power Management
  - Operation with a Conversion Rail of 5.0 V or 12 V
  - Undervoltage Lockout
  - On/Off Control Through Use of the COMP Pin
  - Max Duty Cycle Clamped to 70% for Forward Converter Control


## Applications


- Set Top Devices
- Forward Converters
- Buck Converters
- Point of Load Regulation




# ON Semiconductor®

http://onsemi.com





# PIN CONNECTIONS



# ORDERING INFORMATION

Device	Package	Shipping†
NCP5211AD	SO-14	55 Units/Rail
NCP5211ADR2	SO-14	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Application Diagram, 5.0 V to 2.5 V/8 A Converter with Differential Remote Sense

### **MAXIMUM RATINGS\***

Rating	Value	Unit	
Operating Junction Temperature, T <sub>J</sub>		150	°C
Lead Temperature Soldering:	Reflow: (SMD styles only) (Note 1)	230 peak	°C
Storage Temperature Range, T <sub>S</sub>		-65 to +150	°C
Package Thermal Resistance: Junction–to–Case, R <sub>θJC</sub> Junction–to–Ambient, R <sub>θJA</sub>		30 125	°C/W °C/W
ESD Capability – All pins except R <sub>OSC</sub> (Human Body Model) (Machine Model)		2.0 200	kV V
ESD Capability – R <sub>OSC</sub> Pin Only (Human Body Model) (Machine Model)		500 150	V V
JEDEC Moisture Sensitivity		Level 1	-

1. 60 second maximum above 183°C.

\*The maximum package power dissipation must be observed by not exceeding  $150^{\circ}C T_{J}$ .

Pin Name	Pin Symbol	VMAX	V <sub>MIN</sub>	ISOURCE	I <sub>SINK</sub>
IC Power Input	V <sub>CC</sub>	16 V	–0.3 V	N/A	50 mA DC
Power input for the low side driver	V <sub>C</sub>	16 V	–0.3 V	N/A	1.5 A Peak, 200 mA DC
Power Supply input for the high side driver	BST	20 V	–0.3 V	N/A	1.5 A Peak, 200 mA DC
Compensation Capacitor	COMP	6.0 V	–0.3 V	1.0 mA	1.0 mA
Voltage Feedback Input	V <sub>FB</sub>	6.0 V	–0.3 V	1.0 mA	1.0 mA
Oscillator Resistor	R <sub>OSC</sub>	6.0 V	–0.3 V	1.0 mA	1.0 mA
Fast Feedback Input	V <sub>FFB</sub>	6.0 V	–0.3 V	1.0 mA	1.0 mA
High–Side FET Driver	GATE(H)	20 V	-0.3 V -2.0 V for 50 ns	1.5 A Peak 200 mA DC	1.5 A Peak 200 mA DC
Low-Side FET Driver	GATE(L)	16 V	-0.3 V -2.0 V for 50 ns	1.5 A Peak 200 mA DC	1.5 A Peak 200 mA DC
Positive Current Sense	IS+	6.0 V	–0.3 V	1.0 mA	1.0 mA
Negative Current Sense	IS-	6.0 V	–0.3 V	1.0 mA	1.0 mA
Power Ground	PGND	0.2 V	–0.2 V	1.5 A Peak, 200 mA DC	N/A
Logic Ground	LGND	N/A	N/A	100 mA	N/A
Sense Ground	SGND	0.2 V	–0.2 V	1.0 mA	1.0 mA

## **MAXIMUM RATINGS** (Voltage with respect to Logic Ground)

# $\textbf{ELECTRICAL CHARACTERISTICS} \quad (-40^{\circ}C < T_A < 85^{\circ}C; -40^{\circ}C < T_J < 125^{\circ}C; 4.5 \text{ V} < V_{CC}, \text{ V}_C < 14 \text{ V}; (-40^{\circ}C < T_A < 85^{\circ}C; -40^{\circ}C < T_J < 125^{\circ}C; 4.5 \text{ V} < V_{CC}, \text{ V}_C < 14 \text{ V}; (-40^{\circ}C < T_A < 85^{\circ}C; -40^{\circ}C < T_J < 125^{\circ}C; 4.5 \text{ V} < V_{CC}, \text{ V}_C < 14 \text{ V}; (-40^{\circ}C < T_A < 85^{\circ}C; -40^{\circ}C < T_J < 125^{\circ}C; 4.5 \text{ V} < V_{CC}, \text{ V}_C < 14 \text{ V}; (-40^{\circ}C < T_A < 85^{\circ}C; -40^{\circ}C < T_J < 125^{\circ}C; 4.5 \text{ V} < V_{CC}, \text{ V}_C < 14 \text{ V}; (-40^{\circ}C < T_A < 85^{\circ}C; -40^{\circ}C < T_A < 85^{\circ}C; -40^{\circ}C < 125^{\circ}C; 4.5 \text{ V} < 125^{\circ}C; 4.5 \text{ V} < 140^{\circ}C < 140^$

7.0 V < BST < 20 V;  $C_{GATE(H)} = C_{GATE(L)} = 3.3 \text{ nF}$ ;  $R_{OSC} = 51 \text{ k}$ ;  $C_{COMP} = 0.1 \mu$ F, unless otherwise specified.)

Characteristic	Test Condit	Min	Тур	Max	Unit	
Error Amplifier						
V <sub>FB</sub> Bias Current	V <sub>FB</sub> = 0 V		-	0.1	1.0	μΑ
COMP Source Current	V <sub>FB</sub> = 0.6 V		15	30	60	μΑ
COMP SINK Current	V <sub>FB</sub> = 1.2 V		15	30	60	μΑ
Open Loop Gain	(Note 2)	-	98	-	dB	
Unity Gain Bandwidth	C = 0.1 µF, (Note 2)		_	50	_	kHz
PSRR @ 1.0 kHz	(Note 2)		-	70	-	dB
Output Transconductance	(Note 2)		-	32	-	mmho
Output Impedance	(Note 2)		-	2.5	-	MΩ
Reference Voltage	$-0.1 \text{ V} < \text{SGND} < 0.1 \text{ V}, \qquad -40 \le T_J \le 125^{\circ}\text{C}$		0.788	0.8	0.812	V
	COMP = V <sub>FB</sub> , Measure V <sub>FB</sub> to SGND	$25 \leq T_J \leq 110^\circ C$	0.792	0.8	0.808	
COMP Max Voltage	V <sub>FB</sub> = 0.6 V		2.5	3.0	_	V
COMP Min Voltage	V <sub>FB</sub> = 1.2 V		-	0.1	0.2	V
COMP Discharge Current in UVLO	-		500	750	1000	μΑ
COMP Threshold to Start Gate Drive	-		0.2	0.4	0.6	V

2. Guaranteed by design. Not tested in production.


# **ELECTRICAL CHARACTERISTICS (continued)** ( $-40^{\circ}C < T_A < 85^{\circ}C$ ; $-40^{\circ}C < T_J < 125^{\circ}C$ ; $4.5 V < V_{CC}$ , $V_C < 14 V$ ; 7.0 V < BST < 20 V; $C_{GATE(H)} = C_{GATE(L)} = 3.3 nF$ ; $R_{OSC} = 51 k$ ; $C_{COMP} = 0.1 \mu$ F, unless otherwise specified.)


Characteristic	Test Conditions	Min	Тур	Max	Unit
GATE(H) and GATE(L)	-				
High Voltage (AC)	$\begin{array}{l} \text{GATE(L),} \\ \text{GATE(H)} \\ \text{0.5 nF} < \text{C}_{\text{GATE(H)}} = \text{C}_{\text{GATE(L)}} < 10 \text{ nF} \end{array}$	V <sub>C</sub> – 0.5 BST – 0.5	_	_	V
Low Voltage (AC)	GATE(L) or GATE(H) 0.5 nF < $C_{GATE(H)}$ ; $C_{GATE(L)}$ < 10 nF	-	_	0.5	V
Rise Time	V <sub>C</sub> = BST = 10 V, Measure: 1.0 V < GATE(L) < 9.0 V, 1.0 V < GATE(H) < 9.0 V	-	40	80	ns
Fall Time	V <sub>C</sub> = BST = 10 V, Measure: 1.0 V < GATE(L) < 9.0 V, 1.0 V < GATE(H) < 9.0 V	-	40	80	ns
GATE(H) to GATE(L) Delay	GATE(H) < 2.0 V, GATE(L) > 2.0 V	40	70	110	ns
GATE(L) to GATE(H) Delay	GATE(L) < 2.0 V, GATE(H) > 2.0 V	40	70	110	ns
GATE(H)/(L) Pull-Down	Resistance to PGND	20	50	115	kΩ
Overcurrent Protection					
Current Limit Threshold	0 V < IS+ < 4.5 V, 0 V < IS- < 4.5 V	54	60	66	mV
IS+ Bias Current	0 V < IS+ < 4.5 V	-1.0	0.1	1.0	μA
IS- Bias Current	0 V < IS- < 4.5 V	-1.0	0.1	1.0	μA
PWM Comparator					
Transient Response	COMP = 0 – 1.5 V, $V_{FFB}$ , 20 mV overdrive	-	100	200	ns
PWM Comparator Offset	V <sub>FB</sub> = V <sub>FFB</sub> = 0 V; Increase COMP until GATE(H) starts switching	0.425	0.475	0.525	V
Artificial Ramp	Duty Cycle = 70% (Note 3)	30	55	80	mV
V <sub>FFB</sub> Bias Current	V <sub>FFB</sub> = 0 V	_	0.1	1.0	μΑ
V <sub>FFB</sub> Max Input	(Note 3)	1.1	-	-	V
Minimum Pulse Width	-	-	-	200	ns
Oscillator					
Switching Frequency	R <sub>OSC</sub> = 51 k	270	300	330	kHz
R <sub>OSC</sub> Voltage	-	1.21	1.25	1.29	V
Max Duty Cycle	$V_{COMP} > V_{FFB} + 1.0 V$	65	70	75	%
General Electrical Specifications	5				
V <sub>CC</sub> Supply Current	COMP = 0 V (no switching)	-	7.0	8.3	mA
BST Supply Current	COMP = 0 V (no switching)	-	2.0	3.0	mA
V <sub>C</sub> Supply Current	COMP = 0 V (no switching)	-	2.0	3.0	mA
Start Threshold	GATE(H) Switching, COMP Charging	4.03	4.18	4.33	V
Stop Threshold	GATE(H) Not Switching, COMP Not Charging	3.89	4.04	4.19	V
Hysteresis	Start-Stop	100	140	180	mV
Sense Ground Current	-	-	0.15	1.00	mA

3. Guaranteed by design. Not tested in production.


# PACKAGE PIN DESCRIPTION

PIN NO.	PIN SYMBOL	FUNCTION	
1	GATE(H)	High Side Switch FET driver pin. Capable of delivering peak currents of 1.0 A.	
2	BST	Power supply input for the high side driver.	
3	LGND	Reference ground. All control circuits are referenced to this pin. IC substrate connection.	
4	V <sub>FFB</sub>	Input for the PWM comparator.	
5	V <sub>FB</sub>	Error amplifier input.	
6	COMP	Error Amp output. PWM Comparator reference input. A capacitor to LGND provides error amp compensation.	
7	SGND	Internal reference is connected to this ground. Connect directly at the load for ground remote sensing.	
8	R <sub>OSC</sub>	A resistor from this pin to SGND sets switching frequency.	
9	V <sub>CC</sub>	Input Power Supply Pin. It supplies power to control circuitry. A 0.1 $\mu\text{F}$ decoupling cap is recommended.	
10	IS-	Negative input for overcurrent comparator.	
11	IS+	Positive input for overcurrent comparator.	
12	V <sub>C</sub>	Power supply input for the low side driver.	
13	GATE(L)	Low Side Synchronous FET driver pin. Capable of delivering peak currents of 1.0 A.	
14	PGND	High Current ground for the GATE(H) and GATE(L) pins.	






# **TYPICAL PERFORMANCE CHARACTERISTICS**



# TYPICAL PERFORMANCE CHARACTERISTICS



# THEORY OF OPERATION

# V<sup>2</sup><sup>™</sup> Control Method

The  $V^2$  method of control uses a ramp signal that is generated by the ESR of the output capacitors. This ramp is proportional to the AC current through the main inductor and is offset by the value of the DC output voltage. This control scheme inherently compensates for variations in either line or load conditions, since the ramp signal is generated from the output voltage itself. This control scheme differs from traditional techniques such as voltage mode, which generates an artificial ramp, and current mode, which generates a ramp from inductor current.




Figure 11. V<sup>2</sup> Control Block Diagram

The  $V^2$  control method is illustrated in Figure 11. The output voltage is used to generate both the error signal and the ramp signal. Since the ramp signal is simply the output voltage, it is affected by any change in the output regardless of the origin of the change. The ramp signal also contains the DC portion of the output voltage, which allows the control circuit to drive the main switch from 0% to 70% duty cycle as required.

A change in line voltage changes the current ramp in the inductor, affecting the ramp signal, which causes the  $V^2$  control scheme to compensate the duty cycle. Since the change in the inductor current modifies the ramp signal, as in current mode control, the  $V^2$  control scheme has the same advantages in line transient response.

A change in load current will have an effect on the output voltage, altering the ramp signal. A load step immediately changes the state of the comparator output, which controls the main switch. Load transient response is determined only by the comparator response time and the transition speed of the main switch. The reaction time to an output load step has no relation to the crossover frequency of the error signal loop, as in traditional control methods.

The error signal loop can have a low crossover frequency, since transient response is handled by the fast feedback signal loop. The main purpose of this "slow" feedback loop is to provide DC accuracy. Noise immunity is significantly improved, since the error amplifier bandwidth can be rolled off at a low frequency. Enhanced noise immunity improves remote sensing of the output voltage, since the noise associated with long feedback traces can be effectively filtered.

Line and load regulations are drastically improved because there are two independent voltage loops. A voltage mode controller relies on a change in the error signal to compensate for a deviation in either line or load voltage. This change in the error signal causes the output voltage to change corresponding to the gain of the error amplifier, which is normally specified as line and load regulation. A current mode controller maintains a fixed error signal under deviation in the line voltage, since the slope of the ramp signal changes, but still relies on a change in the error signal for a deviation in load. The V<sup>2</sup> method of control maintains a fixed error signal for both line and load variations, since both line and load affect the ramp signal.

## **Constant Frequency Operation**

The NCP5211A uses a constant frequency, trailing edge modulation architecture for generating the PWM signal. During normal operation, the oscillator generates a narrow pulse at the beginning of each switching cycle to turn on the main switch. The main switch will be turned off when the ramp signal intersects with the output of the error amplifier (COMP pin voltage). Therefore, the switch duty cycle can be modified to regulate the output voltage to the desired value as line and load conditions change.

The oscillator frequency of NCP5211A is programmable from 150 kHz to 750 kHz using an external resistor connected from the  $R_{OSC}$  pin to SGND.

## Startup

When  $V_{CC}$  passes the UVLO voltage, the error amplifier starts charging the COMP pin capacitor. The output of the error amplifier (COMP voltage) will ramp up linearly. The COMP capacitance and the source current of the error amplifier determine the slew rate of the COMP voltage. The output of the error amplifier is connected internally to the inverting input of the PWM comparator and it is compared with the V<sub>FFB</sub> pin voltage plus a 0.5 V offset at the non–inverting input of the PWM comparator. Since V<sub>FFB</sub> voltage is zero before the startup, the PWM comparator output will stay high until the COMP pin voltage hits 0.5 V. There is no switching action while the PWM comparator output is high.

After the COMP voltage exceeds the 0.5 V offset, the output of the PWM comparator toggles and releases the PWM latch. The narrow pulse generated by the oscillator at the beginning of the next oscillator cycle will set the latch so that the main switch is turned on and the regulator output voltage ramps up. When the output voltage reaches a level set by the COMP voltage, the main switch is turned off. The  $V^2$  control loop adjusts the main switch duty cycle as required to ensure the regulator output voltage tracks the COMP voltage. Gate Drive circuitry is enabled when  $V_{COMP}$  is greater than 0.4 V. This is to ensure switching

operation during ramp up. Since COMP voltage increases gradually, soft start can be achieved. The start–up period ends when the output voltage reaches the level set by the external resistor divider.

### **Output Enable**

Since there can be no switching until the COMP pin exceeds the 0.5 V offset built into the PWM comparator, the COMP pin can also be used for an enable function. Hold the COMP pin below 0.4 V with an open collector circuit to disable the output. When the COMP pin is released to enable startup, the user must ensure there is no leakage current from the enable circuit into COMP. During normal operation the COMP output is driven with only 5.0  $\mu$ A to 30  $\mu$ A internally.

#### Cycle-by-Cycle Overcurrent Protection

Under normal load conditions, the voltage across the IS+ and IS- pins is less than the 60 mV overcurrent threshold. If the threshold is exceeded, the present cycle is terminated by setting an overcurrent latch. While the latch is active, the comp voltage is prevented from rising. The latch is reset at the beginning of the next cycle and may be reset by the continuation of overcurrent. This set-reset cycle will continue until the overcurrent ceases.

## Inductor Current Sensing

Besides using a current sense resistor to sense inductor current, NCP5211A provides the users with the possibility of using lossless inductor sensing as an alternative method in place of using a current sense resistor. This sensing technique utilizes the Equivalent Series Resistance (ESR) of the inductor to sense the current. The output current is sensed through an RC network in parallel with the inductor as shown in Figure 12. The voltage across the small capacitor is then fed to the OC comparator.




Figure 12. Inductor Current Sensing

If the values of R and C are chosen such that:

$$\frac{L}{R_L} = RC$$

Then the voltage across the capacitor C will be:

Therefore, if the time constant of the RC network is equal to that of the inductor, the voltage across the capacitor is proportional to the inductor current by a factor of the inductor ESR. In practice, the user should ensure that under all component tolerances, the RC time constant is larger than the L/R time constant. This will keep the high frequency gain for  $V_C(s)/I_L(s)$  less than the low frequency gain, and avoid unnecessary OCP tripping during short duration overcurrent situations.

Compared with conventional resistor sensing, the inductor ESR current sensing technique is lossless, but is not as accurate due to variation in the ESR from inductor to inductor and over temperature. For typical inductor ESR, the 0.39%/°C positive temperature coefficient will reduce the current limit at high temperature, and will help prevent thermal runaway, but will force an increased design target at room temperature. This technique can be more accurate than using a PCB trace, since PCB copper thickness can vary 10–20%, compared to 1% variation in wire diameter thickness typical of inductors.

# **Remote Voltage Sensing**

The NCP5211A has the capability to remotely sense the output voltage at the load when the load is located far away from the regulator. The SGND pin is dedicated to the differential remote sensing. The negative remote sense line is connected to the SGND pin directly, while the positive remote sense line is usually connected to the top of the feedback voltage divider. To prevent overvoltage conditions caused by open remote sense lines, the divider should also be locally connected to the output of the regulator through a low value resistor. That resistor is used to compensate for the voltage drop across the output power cables.

## APPLICATIONS INFORMATION

### APPLICATIONS AND COMPONENT SELECTION

#### Inductor Component Selection

The output inductor may be the most critical component in the converter because it will directly effect the choice of other components and dictate both the steady–state and transient performance of the converter. When selecting an inductor, the designer must consider factors such as DC current, peak current, output voltage ripple, core material, magnetic saturation, temperature, physical size, and cost (usually the primary concern).

In general, the output inductance value should be as low and physically small as possible to provide the best transient response and minimum cost. If a large inductance value is used, the converter will not respond quickly to rapid changes in the load current. On the other hand, too low an inductance value will result in very large ripple currents in the power components (MOSFETs, capacitors, etc.) resulting in increased dissipation and lower converter efficiency. Increased ripple currents will force the designer to use higher rated MOSFETs, oversize the thermal solution, and use more, higher rated input and output capacitors. The converter cost will be adversely affected.

One method of calculating an output inductor value is to size the inductor to produce a specified maximum ripple current in the inductor. Lower ripple currents will result in less core and MOSFET losses and higher converter efficiency. The following equation may be used to calculate the minimum inductor value to produce a given maximum ripple current ( $\alpha \cdot I_{O,MAX}$ ). The inductor value calculated by this equation is a minimum because values less than this will produce more ripple current than desired. Conversely, higher inductor values will result in less than the maximum ripple current.

$$Lo_{MIN} = (Vin - Vout) \cdot Vout/(\alpha \cdot I_{O,MAX} \cdot Vin \cdot f_{SW})$$

 $\alpha$  is the ripple current as a percentage of the maximum output current ( $\alpha = 0.15$  for  $\pm 15\%$ ,  $\alpha = 0.25$  for  $\pm 25\%$ , etc) and f<sub>sw</sub> is the switching frequency. If the minimum inductor value is used, the inductor current will swing  $\pm \alpha/2\%$  about Iout. Therefore, the inductor must be designed or selected such that it will not saturate with a peak current of  $(1 + \alpha/2) \cdot I_{O,MAX}$ .

Power dissipation in the inductor can now be calculated from the RMS current level. The RMS of the ac component of the inductor is given by the following relationship:

$$I_{AC} = \frac{I_{PP}}{\sqrt{12}}$$

where IPP =  $\alpha \cdot I_{O,MAX}$ .

The total I<sub>RMS</sub> of the current will be calculated from:

$$I_{RMS} = \sqrt{I_{OUT}^2 + I_{AC}^2}$$

The power dissipation for the inductor can be determined from:

$$P = I_{RMS}^2 \times ESR$$

#### Input Capacitor Selection and Considerations

The input capacitor is used to reduce voltage ripple caused by the current surges in the top pass transistor.

The input current is pulsing at the switching frequency going from 0 to peak current in the inductor. The duty cycle will be a function of the ratio of the input to output voltage and of the efficiency.

$$\mathsf{D} \, = \, \frac{\mathsf{VO}}{\mathsf{VI}} \times \frac{1}{\mathsf{Eff}}$$

The RMS value of the ripple into the input capacitors can now be calculated:

$$I_{IN(RMS)} = I_{OUT}\sqrt{D - D^2}$$

The input RMS is maximum at 50% D, so selection of the possible duty cycle closest to 50% will give the worst case dissipation in the capacitors. The power dissipation of the input capacitors can be calculated by multiplying the square of the RMS current by the ESR of the capacitor.

### **Output Capacitor**

The output capacitor filters output inductor ripple current and provides low impedance for load current changes. The effect of the capacitance for handling the power supply induced ripple will be discussed here. Effects of load transient behavior can be considered separately.

The principle consideration for the output capacitor is the ripple current induced by the switches through the inductor. This ripple current was calculated as  $I_{AC}$  in the above discussion of the inductor. This ripple component will induce heating in the capacitor by a factor of the RMS current squared multiplied by the ESR of the output capacitor section. It will also create output ripple voltage.

The ripple voltage will be a vector summation of the ripple current times the ESR of the capacitor, plus the ripple current integrating in the capacitor, and the rate of change in current times the total series inductance of the capacitor and connections.

The inductor ripple current acting against the ESR of the output capacitor is the major contributor to the output ripple voltage. This fact can be used as a criterion to select the output capacitor.

## $V_{PP} = I_{PP} \times C_{ESR}$

The power dissipation in the output capacitor can be calculated from:

$$P = I_{AC}^2 \times C_{ESR}$$

where:

 $I_{AC}$  = ac RMS current

 $C_{ESR}$  = Effective series resistance of the output capacitor network.

### **MOSFET & Heatsink Selection**

Power dissipation, package size, and thermal solution drive MOSFET selection. To adequately size the heat sink, the design must first predict the MOSFET power dissipation. Once the dissipation is known, the heat sink thermal impedance can be calculated to prevent the specified maximum case or junction temperatures from being exceeded at the highest ambient temperature. Power dissipation has two primary contributors: conduction losses and switching losses. The control or upper MOSFET will display both switching and conduction losses. The synchronous or lower MOSFET will exhibit only conduction losses because it switches into nearly zero voltage. However, the body diode in the synchronous MOSFET will suffer diode losses during the non–overlap time of the gate drivers.

For the upper or control MOSFET, the power dissipation can be approximated from:

$$PD,CONTROL = (IRMS,CNTL2 · RDS(on)) + (IL0,MAX · Qswitch/Ig · VIN · fSW) + (Qoss/2 · VIN · fSW) + (VIN · QRR · fSW)$$

The first term represents the conduction or IR losses when the MOSFET is ON while the second term represents the switching losses. The third term is the losses associated with the control and synchronous MOSFET output charge when the control MOSFET turns ON. The output losses are caused by both the control and synchronous MOSFET but are dissipated only in the control FET. The fourth term is the loss due to the reverse recovery time of the body diode in the synchronous MOSFET. The first two terms are usually adequate to predict the majority of the losses.

Where I<sub>RMS,CNTL</sub> is the RMS value of the trapezoidal current in the control MOSFET:

$$I_{RMS,CNTL} = \sqrt{D} \cdot [(I_{Lo,MAX}^2 + I_{Lo,MAX} \cdot I_{Lo,MIN} + I_{Lo,MIN}^2)/3]^{1/2}$$

ILO,MAX is the maximum output inductor current:

$$I_{LO,MAX} = I_{O,MAX}/2 + \Delta I_{LO}/2$$

ILO,MIN is the minimum output inductor current:

$$I_{LO,MIN} = I_{O,MAX}/2 - \Delta I_{LO}/2$$

 $I_{O,MAX}$  is the maximum converter output current. D is the duty cycle of the converter:

$$D = VOUT/VIN$$

 $\Delta I_{Lo}$  is the peak–to–peak ripple current in the output inductor of value Lo:

$$\Delta I_{LO} = (V_{IN} - V_{OUT}) \cdot D/(Lo \cdot f_{SW})$$

 $R_{DS(on)}$  is the ON resistance of the MOSFET at the applied gate drive voltage.

 $Q_{switch}$  is the post gate threshold portion of the gate-to-source charge plus the gate-to-drain charge. This may be specified in the data sheet or approximated from the gate-charge curve as shown in the Figure 13.

$$Q_{switch} = Q_{gs2} + Q_{gd}$$




Figure 13. MOSFET Switching Characteristics

 $I_g$  is the output current from the gate driver IC.

V<sub>IN</sub> is the input voltage to the converter.

 $f_{\mbox{sw}}$  is the switching frequency of the converter.

 $Q_G$  is the MOSFET total gate charge to obtain  $R_{DS(on)}$  (commonly specified in the data sheet).

V<sub>g</sub> is the gate drive voltage.

Q<sub>RR</sub> is the reverse recovery charge of the *lower* MOSFET. Q<sub>oss</sub> is the MOSFET output charge specified in the data sheet.

For the lower or synchronous MOSFET, the power dissipation can be approximated from:

$$PD,SYNCH = (IRMS,SYNCH^2 \cdot RDS(on))$$

+ (Vfdiode · IO,MAX/2 · t\_nonoverlap · fSW)

The first term represents the conduction or IR losses when the MOSFET is ON and the second term represents the diode losses that occur during the gate non–overlap time.

All terms were defined in the previous discussion for the control MOSFET with the exception of:

$$I_{RMS,SYNCH} = \sqrt{1 - D} \\ \cdot [(I_{Lo,MAX}^2 + I_{Lo,MAX} \cdot I_{Lo,MIN} + I_{Lo,MIN}^2)/3]^{1/2}$$

where:

- Vf<sub>diode</sub> is the forward voltage of the MOSFET's intrinsic diode at the converter output current.
- t\_nonoverlap is the non-overlap time between the upper and lower gate drivers to prevent cross conduction. This time is usually specified in the data sheet for the control IC.

When the MOSFET power dissipations are known, the designer can calculate the required thermal impedance to maintain a specified junction temperature at the worst case ambient operating temperature

$$\theta_T < (T_J - T_A)/P_D$$

where:

 $\theta_{T}$  is the total thermal impedance ( $\theta_{JC} + \theta_{SA}$ ).

- $\theta_{JC}$  is the junction-to-case thermal impedance of the MOSFET.
- $\theta_{SA}$  is the sink-to-ambient thermal impedance of the heatsink assuming direct mounting of the MOSFET (no thermal "pad" is used).
- $T_J$  is the specified maximum allowed junction temperature.

T<sub>A</sub> is the worst case ambient operating temperature.

For TO-220 and TO-263 packages, standard FR-4 copper clad circuit boards will have approximate thermal resistances ( $\theta_{SA}$ ) as shown below:

Pad Size (in <sup>2</sup> /mm <sup>2</sup> )	Single–Sided 1 oz. Copper
0.5/323	60–65°C/W
0.75/484	55–60°C/W
1.0/645	50–55°C/W
1.5/968	45–50°C/W
2.0/1290	38–42°C/W
2.5/1612	33–37°C/W

As with any power design, proper laboratory testing should be performed to insure the design will dissipate the required power under worst case operating conditions. Variables considered during testing should include maximum ambient temperature, minimum airflow, maximum input voltage, maximum loading, and component variations (i.e. worst case MOSFET  $R_{DS(on)}$ ). Also, the inductors and capacitors share the MOSFET's heatsinks and will add heat and raise the temperature of the circuit board and MOSFET. For any new design, it is advisable to have as much heatsink area as possible. All too often, new designs are found to be too hot and require re-design to add heatsinking.

#### **Compensation Capacitor Selection**

The nominal output current capability of the error amp is  $30 \ \mu$ A. This current charging the capacitor on the COMP pin is used as soft start for the converter. The COMP pin will ramp up to a voltage level within 55 mV of what V<sub>FFB</sub> will be when in regulation. This is the voltage that will determine the soft start. Therefore, the COMP capacitor can be established by the following relationship:

$$C = 30 \ \mu A \times \frac{\text{soft start}}{\text{VFFB(REG)}}$$

where:

soft start = output ramp–up time

 $V_{FFB(REG)} = V_{FFB}$  voltage when in regulation

 $30 \,\mu\text{A} = \text{COMP}$  output current, typ.

The COMP output current range is given in the data sheet and will affect the ramp–up time. The value of the capacitor on the COMP pin will have an effect on the loop response and the transient response of the converter. Transient response can be enhanced by the addition of a parallel combination of a resistor and capacitor between the COMP pin and the comp capacitor.

## **R<sub>OSC</sub> Selection**

The switching frequency is programmed by selecting the resistor connected between the  $R_{OSC}$  pin and SGND (pin 7). The grounded side of this resistor should be directly connected to the SGND pin, without any other currents flowing between the bottom of the resistor and the pin. Also, avoid running any noisy signals under the resistor, since injected noise could cause frequency jitter. The graph in Figure 6 shows the required resistance to program the frequency.

## **Differential Remote Sense Operation**

The ability to implement fully differential remote sense is provided by the NCP5211A. The positive remote sense is implemented by bringing the output remote sense connection to the positive load connection. A low value resistor is connected from Vout to the feedback point at the regulator to provide feedback in the instance when the remote sense point is not connected.

The negative remote sense connection is provided by connecting the SGND of the NCP5211A to the negative of the load return. Again, a low value resistor should be connected between SGND and LGND at the regulator to provide feedback in the instance when the remote sense point is not connected. The maximum voltage differential between the three grounds for this part is 200 mV.

#### Feedback Divider Selection

The feedback voltage measured at  $V_{FB}$  during normal regulation will be 0.8 V. This voltage is compared to an internal 0.8 V reference and is used to regulate the output voltage. The bias current into the error amplifier is 1.0  $\mu$ A maximum, so select the resistor values so that this current does not add an excessive offset voltage.

#### V<sub>FFB</sub> Feedback Selection

To take full advantage of the V<sup>2</sup> control scheme, a small amount of output ripple is fed back to the V<sub>FFB</sub> pin. For most applications, the V<sub>FFB</sub> pin can be connected directly to the V<sub>FB</sub> pin. There are some applications that have to meet stringent load transient requirements. One of the key factors in achieving tight dynamic voltage regulation is low output capacitor ESR. Low ESR results in low output voltage ripple. This situation could result in increased noise sensitivity and a potential for loop instability. In applications where the output ripple is not sufficient, the performance of the NCP5211A can be improved by adding a fixed amount of external ramp compensation to the V<sub>FFB</sub> pin. Figure 14 shows how the amount of ramp at the V<sub>FFB</sub> pin depends on the switch node voltage, feedback voltage, R1 and C2.

$$Vramp = (Vsw - VFB) \times ton/(R1 \times C2)$$

where:

Vramp = amount of ramp needed;

Vsw = switch note voltage;


 $V_{FB}$  = voltage feedback, 0.8 V;

ton = switch on-time.

To minimize the loss in efficiency, R1 resistance should be large, typically 100 k $\Omega$  or larger. With R1 chosen, C2 can be determined by the following;

$$C2 = (Vsw - V_{FB}) \times ton/(R1 \times Vramp)$$

C1 is used as a bypass capacitor and its value should be equal to or greater than C2.



### Figure 14. Small RC Filter Providing the Proper Voltage Ramp at the Beginning of Each On–Time Cycle

### **Maximum Frequency Operation**

Controller minimum pulse width limits the maximum operating frequency. The duty cycle, given by the output/input voltage ratio, multiplied by the period determines the pulse width during normal operation. This pulse width must be greater than 200 ns, or duty cycle jitter could occur.

#### **Current Sense Component Selection**

The current limit threshold is set by sensing a 60 mV voltage differential between the IS+ and IS- pins. Referring to Figure 15, the time constant of the R2,C1 filter should be set larger than the L/R1 time constant under worst case tolerances, to prevent overshoot in the sensed voltage and tripping the current limit too low. Resistor R3 of value equal to R2 is added for bias current cancellation. R2 and R3

should not be made too large, to reduce errors from bias current offsets. For typical L/R time constants, a 0.1  $\mu F$  capacitor for C1 will allow R2 to be between 1.0 k and 10 k $\Omega$ 

The current limit without R4 and R5, which are optional, is given by 60 mV/R1, where R1 is the internal resistance of the inductor, obtained from the manufacturer. The addition of R5 can be used to decrease the current limit to a value given by:

 $I_{LIM} = (60 \text{ mV} - (V_{OUT} \times R3/(R3 + R5))/R1$ 

where V<sub>OUT</sub> is the output voltage.

Similarly, omitting R5 and adding R4 will increase the current limit to a value given by:

$$I_{LIM} = 60 \text{ mV}/\text{R1} \times (1 + \text{R2}/\text{R4})$$

Essentially, R4 or R5 are used to increase or decrease the inductor voltage drop which corresponds to 60 mV at the IS+ and IS- pins.




Figure 15. Current Limit

#### Boost Component Selection for Upper FET Gate Drive

The boost (BST) pin provides for application of a higher voltage to drive the upper FET. This voltage may be provided by a fixed higher voltage or it may be generated with a boost capacitor and charging diode, as shown in Figure 16. The voltage on the BST pin must be limited to 20 V. The 18 V zener in Figure 16 serves this purpose.






Figure 16. Application Diagram, 12 V to 5.0 V/8 A Converter with Differential Remote Sense









Figure 18. Forward Converter Application, 3.3 V, 5 A Output Converter

#### PACKAGE DIMENSIONS

SO-14 D SUFFIX CASE 751A-03 ISSUE F



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.

3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19 0.25		0.008	0.009	
K	0.10	0.25	0.004	0.009	
Μ	0 °	7°	0 °	7°	
Ρ	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	

V<sup>2</sup> is a trademark of Switch Power, Inc.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal states CILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.