

FORESEE eMMC NCEMBSF9-xxG Specification

(JEDEC eMMC 5.0)

Rev A0 June, 1st, 2015

www.longsys.com Tel:86-755-86168848



Revision History:

Rev.	Date	Changes	Remark
A0	2015/07/01	Basic spec and architecture	Preliminary

NOTE: INFORMATION IN THIS PRODUCT SPECIFICATION IS SUBJECT TO CHANGE AT ANYTIME WITHOUT NOTICE, ALL PRODUCT SPECIFICATIONS ARE PROVIDED FOR REFERENCE ONLY.TO ANY INTELLECTUAL, PROPERTY RIGHTS IN LONGSYS ELECTRONICS CO., LTD. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED.



CONTENTS

1. Introduction
2. Product List1
3. Features1
4. Functional Description1
5. Product Specifications
5.1 Performance (Typical value)2
5.2 Power Consumption
6. Pin Assignments
6.1 Ball Array view
7. Usage Overview
7.1 General description4
7.2 Partition Management5
7.3 Automatic Sleep Mode7
7.4 Sleep (CMD5)7
7.5 H/W Reset operation7
7.6 High-speed mode selection8
7.7 Bus width selection8
7.8 Partition configuration
7.9 CID register
7.10 CSD register9
7.11 Extended CSD register10
7.12 OCR Register
7.13 Field firmware update(FFU)19
7.14 S.M.A.R.T. Health Report21
8. Package Dimension
9 Connection Guide
9.1 Schematic Diagram22
10. Processing Guide

Shenzhen Longsys Electronics Co.Ltd 8/F, 1 Building. Finance Base, NO.8, KeFa Road, Shenzhen, China

www.longsys.com Tel:86-755-86168848



1. Introduction

FORESEE eMMC is an embedded storage solution designed in the BGA package. The FORESEE eMMC consists of NAND flash and eMMC controller. The controller could manage the interface protocols, wear-leveling, bad block management and ECC.

FORESEE eMMC has high performance at a competitive cost, high quality and low power consumption, and eMMC is compatible with JEDEC standard eMMC 5.0 specifications.

2. Product List

Density	Density Part Number		Capacity (User Density: 90%)	Package Size(mm)	Package Type
16GB	NCEMBSF9-16G	128Gb x1	14.4GB	12x16x1.2	169FBGA
32GB	NCEMBSF9-32G	128Gb x2	28.8GB	12x16x1.2	169FBGA

≻

 \triangleright

≻

Hardware ECC engine

Global-wear-leveling

Supported features.

Partitioning, RPMB

HW Reset/SW Reset

Boot feature, boot partition

Discard, Trim, Erase, Sanitize

Background operations, HPI

Enhanced reliable write

Sleep / awake

FFU

S.M.A.R.T. Health Report

Unique firmware backup mechanism

HS200, up to SDR mode at 200MHz

3. Features

> eMMC5.0specification compatibility

(Backward compatible to eMMC4.41/4.51)

> Bus mode

- Data bus width: 1 bit (default), 4 bits, 8 bits
- Data transfer rate: up to 200MB/s (HS200)
- MMC I/F Clock frequency : 0~200MHz

> Operating voltage range

- Vcc(NAND) : 2.7 3.6V
- Vccq(Controller) : 1.7 1.95V / 2.7 3.6V

> Temperature

- Operation (-25 $^{\circ}$ C ~ +85 $^{\circ}$ C)
- > Others
- Compliance with the RoHS Directive

> Preventing from Sudden-Power-Off

4. Functional Description

FORESEE eMMC with powerful L2P (Logical to Physical) NAND Flash management algorithm provides unique functions:

- > Host independence from details of operating NAND flash
- > Internal ECC to correct defect in NAND flash
- Sudden-Power-Loss safeguard

To prevent from data loss, a mechanism named Sudden-Power-Loss safeguard is added in the eMMC. In the case of sudden power-failure, the eMMC would work properly after power cycling.

Global-wear-leveling

To achieve the best stability and device endurance, this eMMC equips the Global Wear Leveling algorithm. It ensures that not only normal area, but also the frequently accessed area, such as FAT, would be programmed and erased evenly.

IDA(Initial Data Acceleration)

The eMMC prevents the pre-burned data from data-loss with IDA, in case of our customer had pre-burned data to



eMMC, before the eMMC being SMT.

Cache

The eMMC enhanced the data written performance with Cache, with which our customer would get more endurance and reliability.

5. Product Specifications

5.1 Performance (Typical value)

Part Number	Seq. Write	Seq. Read
NCEMBSF9-16G	Up to 60MB/s	Up to 150MB/s
NCEMBSF9-32G	Up to 70MB/s	Up to 150MB/s

• Test Condition: Bus width x8, 200MHz SDR, 512KB data transfer, w/o file system overhead, measured on internal board

- Test tool: uBOOT (Without O/S)
- Chunk size: 1MB,
- Test area: 100MB/ Full-range of LBA.

5.2 Power Consumption

5.2.1 Active power consumption during operation

Part Number	Icc	Iccq	
NCEMBSF9-16G	60mA	150mA	
NCEMBSF9-32G	100mA	150mA	

• Power Measurement conditions: Bus configuration =x8 @200MHz SDR, 23°C.

• Vcc:3.3V & Vccq: 1.8V.

• The measurement for max RMS current is the average RMS current consumption over a period of 100ms.

5.2.2 Low power mode(stand-by)

Part Number	Icc	Iccq
NCEMBSF9-16G	40uA	100uA
NCEMBSF9-32G	80uA	100uA

• Power Measurement conditions: Bus configuration =x8 @200MHz SDR, 23℃.

- Standby: Nand Vcc & Controller Vccq power supply is switched on.
- The measurement for max RMS current is the average RMS current consumption over a period of 100ms.

5.2.3 Low power mode(sleep)

Part Number	Icc	Iccq
NCEMBSF9-16G	0	100uA
NCEMBSF9-32G	0	100uA

• Power Measurement conditions: Bus configuration =x8 @200MHz SDR, 23 $^\circ$ C.

- \bullet Sleep: Nand Vcc power supply is switched off (Controller Vccq on)
- The measurement for max RMS current is the average RMS current consumption over a period of 100ms.



6. Pin Assignments

6.1 Ball Array view



FBGA169 - Ball Array (Top View through package)



6.2 Pin Assignment

Signal	Description
CLOCK	Each cycle of the clock directs a transfer on the command line and on the data
(CLK)	lines.
	This signal is a bidirectional command channel used for device initialization and
	command transfer.
COMMAND	The CMD Signal has 2 operation modes: open drain, for initialization, and
(CMD)	push-pull, for command transfer.
	Commands are sent from the host to the device, and responses are sent from the
	device to the host.
	These are bidirectional data signal. The DAT signals operate in push-pull mode.
	By default, after power-up or RESET, only DAT0 is used for data transfer. The
	controller can configure a wider data bus for data transfer wither using DAT
DATA	[3:0](4bit mode)or DAT[7:0](8bit mode).
(DAT0-DAT7)	Includes internal pull-up resistors for data lines DAT[7:1].Immediately after
	entering the 4-bit mode, the device disconnects the internal pull-up resistors on
	the DAT1 and DAT2 lines.(The DAT3 line internal pull-up is left connected.)Upon
	entering the 8bit mode, the device disconnects the internal pull-up on the DAT1,
	DAT2, and DAT[7:4]lines.
RESET	Hardware Reset Input
1/000	VCCQ is the power supply line for host interface, have two power mode: High
VCCQ	power mode:2.7V~3.6V; Lower power mode:1.7V~1.95V
VCC	VCC is the power supply line for internal flash memory, its power voltage range
VCC	is:2.7V~3.6V
VDDi	VDDi is internal power node, not the power supply. Connect 0.1uF capacitor VDDi
וטטע	to ground
VSS,VSSQ	Ground lines.

Note: All other pins are not connected [NC] and can be connected to GND or left floating.

7. Usage Overview

7.1 General description

The eMMC can be operated in 1, 4, or 8-bit mode. NAND flash memory is managed by a controller inside, which manages ECC, wear leveling and bad block management. The eMMC provides easy integration with the host process that all flash management hassles are invisible to the host.





7.2 Partition Management

The embedded device offers also the possibility of configuring by the host additional split local memory partitions with independent addressable space starting from logical address 0x00000000 for different usage models. Default size of each Boot Area Partition is 128 KB and can be changed by Vendor Command as multiple of 128KB. Boot area partition size is calculated as (128KB * BOOT_SIZE_MULTI) The size of Boot Area Partition 1 and 2 cannot be set independently and is set as same value Boot area partition which is enhanced partition. Therefore memory block area scan is classified as follows:

- > Factory configuration supplies boot partitions.
- > The RPMB partition is 4MB.
- The host is free to configure one segment in the User Data Area to be implemented as enhanced storage media, and to specify its starting location and size in terms of Write Protect Groups. The attributes of this Enhanced User Data Area can be programmed only once during the device life-cycle (one-time programmable).
- Up to four General Purpose Area Partitions can be configured to store user data or sensitive data, or for other host usage models. The size of these partitions is a multiple of the write protect group. Size and attributes can be programmed once in device life-cycle (one-time programmable). Each of the General Purpose Area Partitions can be implemented with enhanced technological features.



Partitions and user data area configuration

www.longsys.com Tel:86-755-86168848



(The size of RPMB area partition is 4MB)

In boot operation mode, the master can read boot data from the slave (device) by keeping CMD line low or sending CMD0 with argument + 0xFFFFFFA, before issuing CMD1. The data can be read from either boot area or user area depending on register setting.

Timing Factor	Value
Boot ACK Time	< 50 ms
Boot Data Time	< 1 s
Initialization Time	< 1 s







State diagram (boot mode)*

7.3 Automatic Sleep Mode

If host does not issue any command during certain duration **(1s)**, after previously issued command is completed, the device enters "Power Saving mode" to reduce power consumption. At this time, commands arriving at the device while it is in power saving mode will be serviced in normal fashion. The below table explains the condition to enter and exit Auto Power Saving Mode

7.4 Sleep (CMD5)

A card may be switched between a Sleep state and a Standby state by SLEEP/AWAKE (CMD5). In the Sleep state the power consumption of the memory device is minimized. In this state the memory device reacts only to the commands RESET (CMD0 with argument of either 0x00000000 or 0xF0F0F0F0 or H/W reset) and SLEEP/AWAKE (CMD5). All the other commands are ignored by the memory device. The timeout for state transitions between Standby state and Sleep state is defined in the EXT_CSD register S_A_timeout. The maximum current consumptions during the Sleep state are defined in the EXT_CSD registers S_A_VCC and S_A_VCCQ. Sleep command: The bit 15 as set to 1 in SLEEP/AWAKE (CMD5) argument. A wake command: The bit 15 as set to 0 in SLEEP/AWAKE (CMD5) argument.

7.5 H/W Reset operation

Device will detect the rising edge of RST_n signal to trigger internal reset sequence





H/W reset waveform

7.6 High-speed mode selection

After the host verifies that the card complies with version 4.0, or higher, of this standard, it has to enable the high speed mode timing in the card, before changing the clock frequency to a frequency higher than 20MHz. For the host to change to a higher clock frequency, it has to enable the high speed interface timing. The host uses the SWITCH command to write 0x01 to the HS_TIMING byte, in the Modes segment of the EXT_CSD register.

7.7 Bus width selection

After the host has verified the functional pins on the bus it should change the bus width configuration accordingly, using the SWITCH command. The bus width configuration is changed by writing to the BUS_WIDTH byte in the Modes Segment of the EXT_CSD register (using the SWITCH command to do so). After power-on, or software reset, the contents of the BUS_WIDTH byte is 0x00.

Model	Area/Partition	Size (GB)	Size (MB)	Size (Sector)	Size (Byte)	Size (Hex,Byte)
	User	14.4GB	14800	30310400	15518924800	39D000000
NCEMBSF9-16G	Boot Partition 1		4	8192	4194304	400000
NCEMP213-10G	Boot Partition 2		4	8192	4194304	400000
	RPMB) -	4	8192	4194304	400000
	User	28.8GB	29600	60620800	31037849600	73A000000
NCEMBSF9-32G	Boot Partition 1	-	4	8192	4194304	400000
NCLIND3F9-32G	Boot Partition 2	-	4	8192	4194304	400000
	RPMB	-	4	8192	4194304	400000

7.8 Partition configuration

7.9 CID register

The Card Identification (CID) register is 128 bits wide. It contains the card identification information used during the card identification phase (protocol). Every individual flash or I/O card shall have an unique identification number. Every type of ROM cards (defined by content) shall have a unique identification number. The structure of the CID register is defined in the following sections.

Name	Field	Width	CID-slice	CID Value	Remark
Manufacturer ID	MID	8	[127:120]	88h	
Reserved	-	6	[119:114]		
Card/BGA	CBX	2	[113:112]	01h	BGA
OEM/Application ID	OID	8	[111:104]	03h	



NCEMBSF9-xxG

Name	Field	Width	CID-slice	CID Value	Remark
Product name	PNM	48	[103:56]	0x4E4361726420	
Product revision	PRV	8	[55:48]		
Product serial number	PSN	32	[47:16]		Not Fixed
Manufacturing date	MDT	8	[15:8]		Not Fixed
CRC7 checksum	CRC	7	[7:1]		Not Fixed
Not used, always '1'	-	1	[0:0]		

7.10 CSD register

The Card-Specific Data (CSD) register provides information on how to access the card contents. The CSD defines the data format, error correction type, maximum data access time, data transfer speed, whether the DSR register can be used etc. The programmable part of the register (entries marked by W or E, see below) can be changed by CMD27. The type of the CSD Registry entries coded as follows:

Name	Field	Width	Cell Type	CSD-slice
CSD structure	CSD_STRUCTURE	2	R	[127:126]
System specification version	SPEC_VERS	4	R	[125:122]
Reserved	-	2	R	[121:120]
Data read access-time 1	TAAC	8	R	[119:112]
Data read access-time 2 in CLK cycles (NSAC*100)	NSAC	8	R	[111:104]
Max. bus clock frequency	TRAN_SPEED	8	R	[103:96]
Card command classes	ССС	12	R	[95:84]
Max. read data block length	READ_BL_LEN	4	R	[83:80]
Partial blocks for read allowed	READ_BL_PARTIAL	1	R	[79:79]
Write block misalignment	WRITE_BLK_MISALIGN	1	R	[78:78]
Read block misalignment	READ_BLK_MISALIGN	1	R	[77:77]
DSR implemented	DSR_IMP	1	R	[76:76]
Reserved	-	2	R	[75:74]
Device size	C_SIZE	12	R	[73:62]
Max. read current $(\mathbf{W}_{\mathbf{V}_{\mathrm{DD}}} \mathbf{W} \mathbf{W} \mathbf{V}_{\mathrm{DD}} \mathbf{W} \mathbf{W} \mathbf{V}_{\mathrm{DD}} \mathbf{W} \mathbf{W} \mathbf{W} \mathbf{W} \mathbf{W} \mathbf{W} \mathbf{W} $	VDD_R_CURR_MIN	3	R	[61:59]
Max. read current $@V_{DD}$ max	VDD_R_CURR_MAX	3	R	[58:56]
Max. write current ($0_{V_{_{DD}}}$ min	VDD_W_CURR_MIN	3	R	[55:53]
Max. write current @ $_{V_{_{DD}}}$ max	VDD_W_CURR_MAX	3	R	[52:50]
Device size multiplier	C_SIZE_MULT	3	R	[49:47]
Erase group size	ERASE_GRP_SIZE	5	R	[46:42]
Erase group size multiplier	ERASE_GRP_MULT	5	R	[41:37]
Write protect group size	WP_GRP_SIZE	5	R	[36:32]
Write protect group enable	WP_GRP_MULT	1	R	[31:31]
Manufacturer default ECC	DEFAULT_ECC	2	R	[30:29]
Write speed factor	R2W_FACTOR	3	R	[28:26]
Max. write data block length	WRITE_BL_LEN	4	R	[25:22]
Partial blocks for write allowed	WRITE_BL_PARTIAL	1	R	[21:21]

FORESEE[®]

NCEMBSF9-xxG

Name	Field	Width	Cell Type	CSD-slice
Reserved	-	4	R	[20:17]
Content protection application	CONTENT_PROT_APP	1	R	[16:16]
File format group	FILE_FORMAT_GRP	1	R/W	[15:15]
Copy flag(OTP)	COPY	1	R/W	[14:14]
Permanent write protection	PERM_WRITE_PROTECT	1	R/W	[13:13]
Temporary write protection	TMP_WRITE_PROTECT	1	R/W/E	[12:12]
File format	FILE_FORMAT	2	R/W	[11:10]
ECC code	ECC	2	R/W/E	[9:8]
CRC	CRC	7	R/W/E	[7:1]
Not used, always '1'	-	1	-	[0:0]
7.11 Extended CSD register	·		0,5	

7.11 Extended CSD register

The Extended CSD register defines the card properties and selected modes. It is 512 bytes long. The most significant 320 bytes are the Properties segment, which defines the card capabilities and cannot be modified by the host. The lower 192 bytes are the Modes segment, which defines the configuration the card is working in. These modes can be changed by the host by means of the SWITCH command.

			_	Slice		
Name	Field	Size	Туре	[bytes]	Value	Description
Reserved		7		[511:505]	0h	
Supported	S_CMD_SET					
Command		1	R	[504]	1h	
Sets						
HPI Features	HPI_FEATURES	1	R	[503]	1h	HPI type CMD12
Background	BKOPS_SUPPORT					BKOPS
operations		1	R	[502]	1h	supported
support						supported
Max packed	MAX_PACKED_READS					
read		1	R	[501]	3Fh	
command						
Max packed	MAX_PACKED_WRITES					
write		1	R	[500]	3Fh	
command						
Data Tag	DATA_TAD_SUPPORT	1	R	[499]	1h	
Support		-		[155]	10	
Tag Unit Size	TAG_UNIT_SIZE	1	R	[498]	0h	
Tag Resource	TAG_RES_SIZE		_			
Size		1	R	[497]	6h	
Context	CONTEXT_CAPABITILITIES					
management		1	R	[496]	5h	
capabilities						

Name	Field	Size	Туре	Slice [bytes]	Value	Description
Large Unit size	LARGE_UNIT_SIZE_M1	1	R	[495]	7h	Large Unit size 8MB
Extended	EXT_SUPPORT					
partitions				[404]	21	
attribute		1	R	[494]	3h	
support						
Supported	SUPPORTED_MODES	-	P	[402]	1 6	
modes		1	R	[493]	1h	
Reserved		191		[492:302]	0h	
Vendor	VENDOR_PROPRIETARY_HEALTH_REP					
proprietary	ORT	1	R	[301:270]	0h	
health report						
Device life	DEVICE_LIFE_TIME_EST_TYP_B					
time					-	
estimation		1	R	[269]	2h	
type B						
Device life	DEVICE_LIFE_TIME_EST_TYP_A		6			
time			\sim			
estimation		1	R	[268]	2h	
type A	(
Pre EOL	PRE_EOL_INFO			[0.67]		
information		1	R	[267]	1h	
Optimal read	OPTIMAL_READ_SIZE		_	50.003		
size		1	R	[266]	0h	
Optimal write	OPTIMAL_WRITE _SIZE		5	[265]	01	
size		1	R	[265]	0h	
Optimal trim	OPTIMAL_TRIM_UNIT_SIZE			50.6.43		
unit size		1	R	[264]	1h	
Reserved		11		[263:253]	TBD	
Cache size	CACHE_SIZE	4	R	[252:249]	0h	
Generic CMD6	GENERIC_CMD6_TIME					Generic CMD6
timeout		1	R	[248]	64h	timeout 1s
Power-off	POWER_OFF_LONG_TIME					Power off
notification(lo		1	R	[247]	64h	notification(long)
ng) timeout						timeout 1s
Background	BKOPS_STATUS					
operations		1	R	[246]	0h	No operations
status						required
status						

Name	Field	Size	Туре	Slice [bytes]	Value	Description
Number of	CORRECTLY_PRG_SECTORS_NUM					
correctly			-	[0.45.0.40]	01	
programmed		4	R	[245:242]	0h	
sectors						
First	INI_TIMEOUT_AP					initial time out 3s
Initialization		1	Р	[241]	156	
time after		1	R	[241]	1Eh	× O.
partitioning						
Reserved		1		[240]	0h	
Power class	PWR_CL_DDR_52_360					rms 100 mA,
for		1	R	[220]	0h	peak 200 mA
52Mhz,DDR		1	ĸ	[239]	011	
at 3.6V						
Power class	PWR_CL_DDR_52_195					rms 65 mA, peak
for		1	R	[238]	0h	130 mA
52Mhz,DDR		1	ĸ	[236]	011	
at 1.95V			S			
Reserved		2		[237:236]	0h	
Minimum	MIN_PERF_DDR_W_8_52					For cards not
write						reaching the 4.8
performance		1	R	[235]	0h	MB/s value
for 8bit at		1	ĸ	[233]	UII	Only support
52MHz in DDR	\mathcal{F}					SDR
mode						
Minimum	MIN_PERF_DDR_R_8_52					For cards not
read						reaching the
performance		1	R	[234]	0h	4.8MB/s value
for 8bit at		T	ĸ	[2J7]	on	
52MHz in DDR	<i>R'</i>					
mode						
Reserved		1		[233]	0h	
TRIM	TRIM_MULT	4	P	[222]	155	trim time out 9s
Multiplier		1	R	[232]	1Eh	



Name	Field	Size	Туре	Slice [bytes]	Value	Description
Secure feature support	SEC_FEATURE_SUPPORT	1	R		55h	 Support the secure and insecure trim operations. Support the automatic secure purge operation on retired defective portions of the array. Secure purge operations are supported. Support the sanitize operation
Secure Erase Multiplier	SEC_ERASE_MULT	1	R	[230]	1Bh	secure erase time out 81s
Secure TRIM Multiplier	SEC_TRIM_MULT	1	R	[229]	11h	secure trim time out 51s
Boot Information	BOOT_INFO	1	R	[228]	7h	 Support high speed timing boot. Support dual data rate during boot Support alternative boot method
Reserved		1		[227]	0h	
Boot partition size	BOOT_SIZE_MULTI	1	R	[226]	20h	boot partition 4096KB
Access size	ACC_SIZE	1	R	[225]	5h	super page 8kB
High-capacity Erase unit size	HC_ERASE_GROUP_SIZE	1	R	[224]	1h	hc erase group size 512KB
High-capacity Erase time out	ERASE_TIMEOU_MULT	1	R	[223]	Ah	hc erase time out 3s

Name	Field	Size	Туре	Slice [bytes]	Value	Description
Reliable write sector count	REL_WR_SEC_C	1	R	[222]	1h	1 sector
High-capacity write protect group size	HC_WP_GRP_SIZE	1	R	[221]	8h	hc wp group size 4096KB
Sleep current(VCC)	S_C_VCC	1	R	[220]	7h	128 µ A
Sleep current[VCCQ]	S_C_VCCQ	1	R	[219]	7h	128 μ A
Production state awareness timeout	PRODUCTION_STATE_AWARENESS_ TIMEOUT	1	R	[218]	17h	Production state awareness timeout 838.86ms
Sleep/Awake time out	S_A_TIMEOUT	1	R	[217]	17h	Sleep/Awake timeout 838.86ms
Reserved		1		[216]	0h	
Sector count	SEC_COUNT	4	R	[215:212]	16G:1CE8 000h 32G:39D0 000h	depend on density
Reserved		1		[211]	0h	
Minimum Write Performance for 8bit @52MHz	MIN_PERF_W_8_52	1	R	[210]	0h	
Minimum Read Performance for 8bit @52MHz	MIN_PERF_R_8_52	1	R	[209]	0h	
Minimum Write Performance for 4bit @52MHz or 8bit @26MHz	MIN_PERF_W_8_26_4_52	1	R	[208]	Oh	



Name	Field	Size	Туре	Slice [bytes]	Value	Description
Minimum Read Performance for 4bit @52MHz or 8bit @26MHz	MIN_PERF_R_8_26_4_52	1	R	[207]	Oh	
Minimum Write Performance for 4bit @26MHz	MIN_PERF_W_4_26	1	R	[206]	Oh	entic
Minimum Read Performance for 4bit @26MHz	MIN_PERF_R_4_26	1	R	[205]	0h	
Reserved		1		[204]	0h	
Power Class for 26MHz @3.6V	PWR_CL_26_360	1	R	[203]	0h	rms 100 mA, peak 200 mA
Power Class for 52MHz @3.6V	PWR_CL_52_360	1	R	[202]	0h	rms 100 mA, peak 200 mA
Power Class for 26MHz @1.95V	PWR_CL_26_195	1	R	[201]	0h	rms 65 mA, peak 130 mA
Power Class for 52MHz @1.95V	PWR_CL_52_195	1	R	[200]	0h	rms 65 mA, peak 130 mA
Partition switching timing	PARTITION_SWITCH_TIME	1	R	[199]	3h	Partition switch time out 30ms
Out-of-interr upt busy timing	OUT_OF_INTERRUPT_TIME	1	R	[198]	2h	HPI time out 20ms
I/O Driver Strength	DRIVER_STRENGTH	1	R	[197]	1h	
Card Type	CARD_TYPE	1	R	[196]	17h	HS200 SDR eMMC@200Mhz- 1.8V I/0

NCEMBSF9-xxG

Name	Field	Size	Туре	Slice [bytes]	Value	Description
Reserved		1		[195]	0h	
CSD Structure Version	CSD_STRUCTURE	1	R	[194]	2h	CSD version No. 1.2
Reserved		1		[193]	0h	
Extended CSD Revision	EXT_CSD_REV	1	R	[192]	7h	Revision 1.7 (for MMC v5.0,v5.01)
Command Set	CMD_SET	1	R/W/E _P	[191]	0h	
Reserved		1		[190]	0h	
Command set revision	CMD_SET_REV	1	R	[189]	0h	v4.0
Reserved		1		[188]	0h	
Power class	POWER_CLASS	1	R/W/E _P	[187]	0h	
Reserved		1		[186]	0h	
High Speed Interface Timing	HS_TIMING	1	R/W/E _P	[185]	1h	High Speed
Reserved		1		[184]	0h	
Bus Width Mode	BUS_WIDTH	1	W/E_ P	[183]	0h	
Reserved		1		[182]	0h	
Erased memory range	ERASE_MEM_CONT	1		[181]	Oh	
Reserved		1		[180]	0h	
Partition Configuration	PARTITION_CONFIG	1	R/W/E R/W/E _P	[179]	0h	
Boot config protection	BOOT_CONFIG_PROT	1	R/W R/W/ C_P	[178]	Oh	
Boot bus width1	BOOT_BUS_WIDTH	1	R/W/E	[177]	0h	
Reserved		1		[176]	0h	
High-density erase group definition	ERASE_GROUP_DEF	1	R/W/E _P	[175]	0h	
Reserved		1		[174]	0h	

Shenzhen Longsys Electronics Co. Ltd 8/F, 1 Building. Finance Base, NO.8, Kefa Road, Shenzhen, China - Page 16 -

www.longsys.com Tel:86-755-86168848

Name	Field	Size	Туре	Slice [bytes]	Value	Description
Boot area			R/W			
write protect	BOOT_WP	1	R/W/	[173]	0h	
register			C_P			
Reserved		1		[172]	0h	
User area write protect register	USER_WP	1	R/W R/W/ C_P R/W/E _P	[171]	0h	on tial
Reserved		1		[170]	0h	
FW Configuration	FW_CONFIG	1	R/W	[169]	0h	
RPMB Size	RPMB_SIZE_MULT	1	R	[168]	20h	RPMB size is 4MB
Write reliability setting register	WR_REL_SET	1	R/W	[167]	Oh	
Write reliability parameter register	WR_REL_PARAM		R	[166]	4h	Support the enhanced definition of reliable write
Reserved		1		[165]	0h	
Manually start background operations	BKOPS_START	1	W/E_ P	[164]	Oh	
Enable background						
operations	BKOPS_EN	1	R/W	[163]	Oh	
handshake						
H/W reset function	RST_n_FUNCTION	1	R/W	[162]	0h	
Reserved		1		[161]	0h	



Name Field Size Type Value Description Image: Description of the second se	tion
technolo	
Partitioning support PARTITIONING_SUPPORT 1 R [160] 7h support 2. Device partition features 3. Device have ext partition attribute	e can tended
Max MAX_ENH_SIZE_MULT Enhanced 3 Area Size 3	
Partitions PARTITIONS_ATTRIBUTE 1 R/W [156] 0h	
General GP_SIZE_MULT Purpose 12 R/W [154:143] 0h Partition Size 12 R/W [154:143] 0h	
Enhanced ENH_SIZE_MULT User Data 3 Area Size 3	
Enhanced ENH_START_ADDR 4 R/W [139:136] 0h User Data Start Address 4 R/W [139:136] 0h	
Reserved 1 [135] 0h	
Secure Bad SEC_BAD_BLK_MGMNT Block 1 R/W [134] 0h Management 0h 0h 0h 0h	
Reserved 3 [133:131] 0h	
Program PROGRAM_CID_CSD_DDR_SUPPORT CID/CSD in 1 DDR mode 1 support 1	
Reserved 112 [129:18] 0h	

NCEMBSF9-xxG

Name	Field	Size	Туре	Slice [bytes]	Value	Description
Product state awareness enablement	PRODUCT_STATE_AWARENESS_ENA BLEMENT	1	R/W/E &R	[17]	1h	
Secure Removal Type	SECURE_REMOVAL_TYPE	1	R/W& R	[16]	9h	
Reserved		16		[15:0]	0h	

Notes: 1. R= Read-only

R/W=One-Time Programmable and readable

R/W/E=Multiple writable with value kept after a power cycle, assertion of the RST_n signal, and

- any CMD0 reset, and readable
 - TBD=To Be Defined.
- 2. Reserved bits should be read as 0.

7.12 OCR Register

The 32-bit operation conditions register stores the VCCQ voltage profile of the eMMC. In addition, this register includes a status information bit. This status bit is set if the eMMC power up procedure has been finished. The OCR register shall be implemented by eMMC.

OCR bit	VCCQ voltage window	eMMC
[6:0]	Reserved	000 0000Ь
[7]	1.7–1.95	1b
[14:8]	2.0-2.6	000 0000Ь
[23:15]	2.7–3.6	1 1111 1111b
[28:24]	Reserved 000 0000b	
[30:29]	Access Mode 00b (byte mode)	
		10b (sector mode)
[31]	power up status bit (busy)*	

Note*: This bit is set to LOW if the eMMC has not finished the power up routine. The supported voltage range is coded as shown in table.

7.13 Field firmware update(FFU)

To download a new firmware, the SM2724 requires instruction sequence following JEDEC standard.

Longsys eMMC only supports Manual mode (MODE_OPERATION_CODES is not supported). For more details, refer to the App note.

Longsys eMMC (NCEMAH59-xxG) Field F/W update flow - CMD sequence

Operation	СМД	Remark
Set block length 512B	CMD16, arg : 0x00000200	
Enter FFU mode	CMD6, arg : 0x031E0100	
Send FW to	CMD25, arg : 0x00000000	Sending CMD25 is followed by sending FW data ,The



de

device(Download)		whole data should be sent by one CMD25
CMD12 : Stop	CMD12, arg : 0x00000000	
CMD6 : Exit FFU mode	CMD6, arg : 0x031E0000	
HW Reset/Power cycle		CMD0 Reset is not support
Re-Init to trans state	CMD0, CMD1	
		Check EXT_CSD[26] : FFU_SUCCESS
Check if FFU is succeeded	CMD8, arg : 0x00000000	If FFU_SUCCESS is 0, FFU is succeeded, otherwise FFU
		is failed.
		Do not verify data with CMD17/CMD18 while FFU mode.

SUPPORTED_MODE [493] (Read Only)

BIT [0]: '0' FFU is not supported by the device.

`1' FFU is supported by the device.

BIT [1]: '0' Vendor specific mode (VSM) is not supported by the device.

'1' Vendor specific mode is supported by the device.

Bit	Field	Supportability
Bit[7:2]	Reserved	
Bit[1]	VSM	Not support
Bit[0]	FFU	Support

FFU_FEATURE [492] (Read Only)

BIT [0]: '0' Device does not support MODE_OPERATION_CODES field (Manual mode)

'1' Device supports MODE_OPERATION_CODES field (Auto mode)

Bit	Field	Supportability
Bit[7:1]	Reserved	-
Bit[0]	SUPPORTED_MODE_OPERATION_CODES	Not support

FFU_ARG [490-487] (Read Only)

Using this field the device reports to the host which value the host should set as an argument for read and write commands in FFU mode.

FW_CONFIG [169] (R/W)

BIT [0]: Update disable

0x0: FW updates enabled.

0x1: FW update disabled permanently

Bit	Field	Supportability
Bit[7:1]	Reserved	-
Bit[0]	Update disable	FW updates enabled (0x0)

FFU_STATUS[26] (R/W/E_P)

Using this field the device reports to the host the state of FFU process

Value	Description
0x13 ~ 0xFF	Reserved
0x12	Error in downloading Firmware
0x11	Firmware install error
0x10	General error



0x01 ~ 0x0F	Reserved
0x00	Success

OPERATION_CODES_TIMEOUT[491](Read Only)

Maximum timeout for the SWITCH command when setting a value to the MODE_OPERATION_CODES field. The register is set to '0', because the SM2724 doesn't support MODE_OPERATION_CODES.

Value	Description	Timeout value
0x01 ~ 0x17	MODE_OPERATION_CODES_TIMEOUT = 100us x	(Not defined)
	20PERATION_CODES_TIMEOUT	×\O.
0x18 ~ 0xFF	Reserved	

MODE_OPERATION_CODES[29] (W/E_P)

The host sets the operation to be performed at the selected mode, in case MODE_CONFIGS is set to FFU_MODE,MODE_OPERATION_CODES could have the following values :

Value	Description
0x01	FFU_INSTALL
0x02	FFU_ABORT
0x00, others	Reserved

7.14 S.M.A.R.T. Health Report

S.M.A.R.T. is a monitoring system that detects and reports on various indicators of eMMC reliability(Including original bad blocks, increased bad blocks, power-up number, power-loss counts and etc), with the intent of enabling the anticipation of hardware failures. We may be able to use recorded S.M.A.R.T. data to discover where the faults lie, ensure how to solve the problems and prevent them from recurring in future eMMC designs (For details, please refer to app note).

Shenzhen Longsys Electronics Co. Ltd 8/F, 1 Building. Finance Base, NO.8, Kefa Road, Shenzhen, China - Page 21 -



#A1 INDEX MARK

8. Package Dimension



12mm x 16mm x 1.2mm Package Dimension

9 Connection Guide

9.1 Schematic Diagram

- > Coupling capacitor should be connected with VCC/VCCQ and VSS as closely as possible.
- > The resistance on the CLK line is highly recommended (33 Ω by default). $0\Omega \sim 100\Omega$ is also available.
- > LONGSYS recommends to separate VCC and VCCQ power.
- > VDDi Capacitor is min 0.1uF.
- > LONGSYS recommends lay the VSS between the CLK and the Data lines.



NCEMBSF9-xxG



The resistance on the CLK line is highly recommended (33 Ω by default)

10. Processing Guide

It is recommended to follow the instructions of JEDEC Level 3 (JESD 22-A-113-F).

In the case of Pre-burn before SMT, It is highly recommended to limit the size of data pre-burned to the eMMC, please contact your agency for more information.

- > The amount of data pre-burned (data written before SMT) is limited, it should be managed properly.
- > Maximum size for the data-written to IDA.

	Part Number	Size limited for Pre-burned Data
	NCEMBSF9-16G	4.5GB
	NCEMBSF9-32G	9.5GB
USIO	AFR	