January 2003 Revised January 2005

FAIRCHILE

SEMICONDUCTOR TM

NC7SP74 TinyLogic® ULP D-Type Flip-Flop with Preset and Clear

General Description

The NC7SP74 is a single D-type CMOS Flip-Flop with preset and clear from Fairchild's Ultra Low Power (ULP) Series of TinyLogic®. Ideal for applications where battery life is critical, this product is designed for ultra low power consumption within the V_{CC} operating range of 0.9V to 3.6V.

The internal circuit is composed of a minimum of inverter stages including the output buffer, to enable ultra low static and dynamic power.

The NC7SP74, for lower drive requirements, is uniquely designed for optimized power and speed, and is fabricated with an advanced CMOS technology to achieve best in class speed operation while maintaining extremely low CMOS power dissipation.

The signal level applied to the D input is transferred to the Q output during the positive going transition of the CLK pulse.


Features

- Space saving US8 surface mount package
- MicroPak[™] Pb-Free leadless package
- 0.9V to 3.6V V_{CC} supply operation
- 3.6V overvoltage tolerant I/Os at V_{CC} from 0.9V to 3.6V
- t_{PD}
- 3.0 ns typ for 3.0V to 3.6V V_{CC} 4.0 ns typ for 2.3V to 2.7V V_{CC}
- 5.0 ns typ for 1.65V to 1.95V V_{CC} 6.0 ns typ for 1.40V to 1.60V V_{CC}
- 9.0 ns typ for 1.10V to 1.30V V_{CC}
- 24.0 ns typ for 0.90V V_{CC} ■ Power-Off high impedance inputs and outputs
- Power-Off high impedance inputs and outp
- Static Drive (I_{OH}/I_{OL})
- ± 2.6 mA $\,$ @ 3.00V V_{CC}
- ±2.1 mA @ 2.30V V_{CC}
- ±1.5 mA @ 1.65V V_{CC}
- ±1.0 mA @ 1.40V V_{CC}
- ± 0.5 mA $\ @$ 1.10V V_{CC}
- $\pm 20 \,\mu\text{A}$ @ 0.9V V_{CC}
- Uses patented Quiet Series[™] noise/EMI reduction circuitry
- Ultra low dynamic power

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SP74K8X	MAB08A	P74	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7SP74L8X	MAC08A	X9	Pb-Free 8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel
Pb-Free package	per JEDEC J-	STD-020B.	•	<u></u>

Battery Life vs. V_{CC} Supply Voltage



TinyLogic ULP and ULP-A with up to 50% less power consumption can extend your battery life significantly. Battery Life = (V_{battery} *b)/(P_{device})/24hrs/day Where, P_{device} = (I_{CC} * V_{CC}) + (C_{PD} + C_L) * V_{CC}² * f

Assumes ideal 3.6V Lithium Ion battery with current rating of 900mAH and

derated 90% and device frequency at 10MHz, with $C_L = 15 \text{ pF}$ load

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ and Quiet Series™ are trademarks of Fairchild Semiconductor Corporation.



Pin Descriptions

Pin Names	Description
D	Data Input
CK	Clock Pulse Input
CLR	Direct Clear Input
Q, <u>Q</u>	Flip-Flop Output
PR	Direct Preset Input


Truth Table

	Inp	uts		Outputs Function			
CLR	PR	D	СК	Q	Q	Function	
L	Н	Х	Х	L	Н	Clear	
Н	L	Х	Х	Н	L	Preset	
L	L	Х	Х	Н	Н	—	
Н	Н	L	Ŷ	L	Н	—	
Н	Н	Н	Ŷ	Н	L	—	
Н	Н	Х	\downarrow	Q _n	Q _n	No Change	


 $\begin{array}{l} H = HIGH \ Logic \ Level \\ L = LOW \ Logic \ Level \\ Q_n = No \ change \ in \ data \end{array}$

 $a_n = \text{No charge in data}$ X = Immaterial Z = High Impedance $\uparrow = \text{Rising Edge}$ $\downarrow = \text{Falling edge}$


Logic Symbol



Connection Diagrams




Pin One Orientation Diagram



Pin One

AAA represents Product Code Top Mark - see ordering code Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



Absolute Maximum Rati	ngs(Note 1)	Recommended Operating
Supply Voltage (V _{CC})	-0.5V to +4.6V	Conditions (Note 3)
DC Input Voltage (VIN)	-0.5V to +4.6V	Power Supply
DC Output Voltage (V _{OUT})	-0.5V to +7.0V	Input Voltage (V _{IN})
HIGH or LOW State (Note 2)	–0.5V to V _{CC} +0.5V	Output Voltage (V _{OUT})
$V_{CC} = 0V$	-0.5V to 4.6V	HIGH or LOW State
DC Input Diode Current (I _{IK}) V _{IN} < 0V	±50 mA	$V_{CC} = 0V$
DC Output Diode Current (I _{OK})		Output Current in (I _{OH} /I _{OL})
V _{OUT} < 0V	–50 mA	V _{CC} = 3.0V to 3.6V
V _{OUT} > V _{CC}	+50 mA	V _{CC} = 2.3V to 2.7V
DC Output Source/Sink Current (I _{OH} /I _{OL})	± 50 mA	V _{CC} = 1.65V to 1.95V
DC V _{CC} or Ground Current per		V _{CC} = 1.40V to 1.60V
Supply Pin (I _{CC} or Ground)	±50 mA	V _{CC} = 1.10V to 1.30V
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	$V_{CC} = 0.9V$
		Free Air Operating Temperature (T _A)

0V to 3.6V 0V to V_{CC} 0V to 3.6V ±2.6 mA ±2.1 mA ±1.5 mA ±1.0 mA ±0.5 mA ±20 μA

NC7SP74

0.9V to 3.6V

-40°C to +85°C

Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{\text{IN}} = 0.8 \text{V}$ to 2.0V, $V_{\text{CC}} = 3.0 \text{V}$ 10 ns/V

Note 1: Absolute Maximum Ratings: are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: IO Absolute Maximum rating must be observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

T_A = +25°C $T_A=-40^\circ C$ to $+85^\circ C$ V_{CC} Symbol Parameter Units Conditions Min Min Max (V) Max 0.65 x V_{CC} VIH HIGH Level 0.90 $0.65 \times V_{CC}$ Input Voltage $1.10 \leq V_{CC} \leq 1.30$ $0.65 \times V_{CC}$ $0.65 \times V_{CC}$ $0.65 \times V_{CC}$ $1.40 \le V_{CC} \le 1.60$ 0.65 x V_{CC} v 0.65 x V_{CC} $1.65 \le V_{CC} \le 1.95$ 0.65 x V_{CC} $2.30 \leq V_{CC} \leq 2.70$ 1.6 1.6 $3.00 \leq V_{CC} \leq 3.60$ 2.1 2.1 0.35 x V_{CC} 0.35 x V_{CC} VIL LOW Level 0.90 $0.35 \times \mathrm{V_{CC}}$ $0.35 \times V_{CC}$ Input Voltage $1.10 \leq V_{CC} \leq 1.30$ $0.35 \times V_{CC}$ 0.35 x V_{CC} $1.40 \leq V_{CC} \leq 1.60$ v $0.35 \times V_{CC}$ $0.35 \times V_{CC}$ $1.65 \le V_{CC} \le 1.95$ $2.30 \leq V_{CC} \leq 2.70$ 0.7 0.7 $3.00 \leq V_{CC} \leq 3.60$ 0.9 0.9 HIGH Level VOH 0.90 V_{CC} - 0.1 V_{CC} - 0.1 Output Voltage V_{CC} - 0.1 V_{CC} - 0.1 $1.10 \leq V_{CC} \leq 1.30$ $1.40 \leq V_{CC} \leq 1.60$ V_{CC} - 0.1 V_{CC} - 0.1 $I_{OH} = -20 \ \mu A$ $1.65 \leq V_{CC} \leq 1.95$ V_{CC} - 0.1 V_{CC} - 0.1 $2.30 \leq V_{CC} \leq 2.70$ V_{CC} - 0.1 V_{CC} - 0.1 V_{CC} - 0.1 $3.00 \leq V_{CC} \leq 3.60$ V_{CC} - 0.1 v $1.10 \le V_{CC} \le 1.30$ 0.75 x V_{CC} 0.70 x V_{CC} $I_{OH} = -0.5 \text{ mA}$ $1.40 \leq V_{CC} \leq 1.60$ 1.07 0.99 $I_{OH} = -1.0 \text{ mA}$ $1.65 \leq V_{CC} \leq 1.95$ 1.24 1.22 $I_{OH} = -1.5 \text{ mA}$ $I_{OH} = -2.1 \text{ mA}$ 1.87 $2.30 \leq V_{CC} \leq 2.70$ 1 95 I_{OH} = -2.6 mA $3.00 \leq V_{CC} \leq 3.60$ 2.61 2.55

DC Electrical Characteristics

4
\sim
Δ
S
~
C
Ž
_

DC Electrical Characteristics (Continued)


Symbol	Parameter	V _{cc}	T _A = +25	S°C	$T_{A} = -40^{\circ}$	°C to +85°C	Units	Conditions
Gymbol	ranameter	(V)	Min	Max	Min	Max	onita	Conditions
/ _{OL}	LOW Level	0.90		0.1		0.1		
	Output Voltage	$1.10 \leq V_{CC} \leq 1.30$		0.1		0.1		
		$1.40 \leq V_{CC} \leq 1.60$		0.1		0.1		L = 20 ··· A
		$1.65 \leq V_{CC} \leq 1.95$		0.1		0.1		I _{OL} = 20 μA
		$2.30 \leq V_{CC} \leq 2.70$		0.1		0.1		
		$3.00 \leq V_{CC} \leq 3.60$		0.1		0.1	V	
		$1.10 \leq V_{CC} \leq 1.30$	0.	.30 x V _{CC}		0.30 x V _{CC}		$I_{OL} = 0.5 \text{ mA}$
		$1.40 \leq V_{CC} \leq 1.60$		0.31		0.37		I _{OL} = 1.0 mA
		$1.65 \leq V_{CC} \leq 1.95$		0.31		0.35		I _{OL} = 1.5 mA
		$2.30 \leq V_{CC} \leq 2.70$		0.31		0.33		I _{OL} = 2.1 mA
		$3.00 \leq V_{CC} \leq 3.60$		0.31		0.33		I _{OL} = 2.6 mA
IN	Input Leakage Current	0.90 to 3.60		±0.1		±0.5	μΑ	$0 \le V_I \le 3.6V$
OFF	Power Off Leakage Current	0		0.5		0.5	μΑ	$0 \le (V_I, V_O) \le 3.6$
lcc	Quiescent Supply Current	0.90 to 3.60		0.9		0.9	μΑ	$V_I = V_{CC}$ or GND

Symbol	Barrantan	V _{CC}		T _A = +25°C	;	$T_A = -40^{\circ}C$	to +85°C	11-11-	0 and the sec	Figure
	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	Numbe
MAX	Maximum Clock	0.90		40.0						
	Frequency	$1.10 \leq V_{CC} \leq 1.30$	50			50				
		$1.40 \leq V_{CC} \leq 1.60$	75			75		MHz	$C_L = 10 \text{ pF}$	Figures
		$1.65 \leq V_{CC} \leq 1.95$	100			100			$R_D = 1 M\Omega$	1, 5
		$2.30 \leq V_{CC} \leq 2.70$	125			125				
		$3.00 \leq V_{CC} \leq 3.60$	150			150				
^t PLH	Propagation Delay	0.90		24.0						
t _{PHL}	CK to Q, \overline{Q}	$1.10 \le V_{CC} \le 1.30$	4.0	15.0	22.0	3.5	31.0			
		$1.40 \le V_{CC} \le 1.60$	2.0	9.0	13.0	1.5	14.0	ns	C _L = 10 pF	Figures 1, 3
		$1.65 \le V_{CC} \le 1.95$	1.5	7.0	11.0	1.0	13.0		$R_D = 1 M\Omega$	1, 5
		$2.30 \le V_{CC} \le 2.70$	1.0	5.0	8.0	0.8	9.0			
	Deep exercises Deleve	$3.00 \le V_{CC} \le 3.60$	1.0	4.0	7.0	0.5	8.0			
^I PLH	Propagation Delay $\overline{\text{CLR}}$, $\overline{\text{PR}}$, to Q, $\overline{\text{Q}}$	0.90	4.0	6.5	22.0	1.0	24.0			
PHL	ULR, PR, IO Q, Q	$1.10 \le V_{CC} \le 1.30$	4.0	12.0	23.0 12.0	4.0	34.0		C = 10 pF	_
		$1.40 \le V_{CC} \le 1.60$ $1.65 \le V_{CC} \le 1.95$	2.0 1.5	9.0 7.0	12.0	2.0 1.5	14.0 13.0	ns	$C_L = 10 \text{ pF}$ $R_D = 1 \text{ M}\Omega$	Figures 1, 3
		$2.30 \le V_{CC} \le 1.93$	1.0	5.0	9.0	1.0	9.0		$I_{\text{D}} = 1$ I_{M22}	., -
		$3.00 \le V_{CC} \le 3.60$	1.0	4.0	5.0 7.0	1.0	9.0 8.0			
ts	Setup Time,	0.90	1.0	10.0	7.0	1.0	0.0			
-5	CK to D	1.10 ≤ V _{CC} ≤ 1.30	7.0	10.0		7.0				
		$1.40 \le V_{CC} \le 1.60$	3.0			3.0			C _L = 10 pF	Figures
		$1.65 \le V_{CC} \le 1.95$	2.0			2.0		ns	$R_D = 1 M\Omega$	Figures 1, 4
		$2.30 \le V_{CC} \le 2.70$	1.5			1.5				
		$3.00 \le V_{CC} \le 3.60$	1.0			1.0				
t _H	Hold Time,	0.90	-	1.0		-				
	CK to D	$1.10 \le V_{CC} \le 1.30$	0.5			0.5				
		1.40 ≤ V _{CC} ≤ 1.60	0.5			0.5			C _L = 10 pF	Figures
		$1.65 \le V_{CC} \le 1.95$	0.5			0.5		ns	$R_D = 1 M\Omega$	1, 4
		$2.30 \le V_{CC} \le 2.70$	0.5			0.5				
		$3.00 \leq V_{CC} \leq 3.60$	0.5			0.5				
t _W	Pulse Width,	0.90		5.0						
	CK, PR, CLR	$1.10 \leq V_{CC} \leq 1.30$	5.0			5.0				
		$1.40 \leq V_{CC} \leq 1.60$	3.0			3.0		ns	$C_L = 10 \text{ pF}$	Figures
		$1.65 \leq V_{CC} \leq 1.95$	2.5			2.5		115	$R_D = 1 \ M\Omega$	1, 5
		$2.30 \leq V_{CC} \leq 2.70$	2.5			2.5				
		$3.00 \leq V_{CC} \leq 3.60$	2.0			2.0				
t _{REC}	Recover Time	0.90		12.0						
	CLR, PR to CK	$1.10 \leq V_{CC} \leq 1.30$	8.5			8.5				
		$1.40 \leq V_{CC} \leq 1.60$	3.5			3.5		ns	$C_L = 10 \text{ pF}$	Figures
		$1.65 \leq V_{CC} \leq 1.95$	3.0			3.0			$R_D = 1 M\Omega$	1, 4
		$2.30 \leq V_{CC} \leq 2.70$	2.5			2.5				
		$3.00 \leq V_{CC} \leq 3.60$	2.0			2.0				


Symbol	Description	V _{CC}		T _A = +25°C	;	$T_A = -40^{\circ}C$	C to +85°C	1 looks	Ormalitiene	Figur
	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	Numb
f _{MAX}	Maximum Clock	0.90		40.0						
	Frequency	$1.10 \le V_{CC} \le 1.30$	50			150				
		$1.40 \le V_{CC} \le 1.60$	75			200			$C_L = 15 \text{ pF}$	Figure
		$1.65 \leq V_{CC} \leq 1.95$	100			250		MHz	$R_D = 1 M\Omega$	Ĭ, 5
		$2.30 \leq V_{CC} \leq 2.70$	125			175				
		$3.00 \leq V_{CC} \leq 3.60$	150			200				
t _{PLH}	Propagation Delay	0.90		27.0						
t _{PHL}	CK to Q, Q	$1.10 \leq V_{CC} \leq 1.30$	5.0	16.0	23.0	4.5	34.0			
		$1.40 \leq V_{CC} \leq 1.60$	3.0	10.0	14.0	2.5	16.0	-	$C_L = 15 \text{ pF}$	Figure
		$1.65 \leq V_{CC} \leq 1.95$	2.0	7.0	11.0	2.0	13.0	ns	$R_D = 1 \ M\Omega$	Ĩ, 3
		$2.30 \leq V_{CC} \leq 2.70$	1.5	5.0	8.0	1.0	9.0			
		$3.00 \leq V_{CC} \leq 3.60$	1.0	4.0	7.0	0.5	8.0			
t _{PLH}	Propagation Delay	0.90		27.0						
t _{PHL}	CLR, PR, to Q, Q	$1.10 \leq V_{CC} \leq 1.30$	5.0	15.0	24.0	5.0	37.0			
		$1.40 \leq V_{CC} \leq 1.60$	3.0	10.0	13.0	3.0	16.0		$C_L = 15 \text{ pF}$	Figure
		$1.65 \leq V_{CC} \leq 1.95$	2.0	7.0	11.0	2.0	13.0	ns	$R_D = 1 M\Omega$	ĭ, 3
		$2.30 \leq V_{CC} \leq 2.70$	1.5	5.0	9.0	1.5	9.0			
		$3.00 \leq V_{CC} \leq 3.60$	1.0	4.0	7.0	1.0	8.0			
t _S	Setup Time,	0.90		10.0						
	CK to D	$1.10 \leq V_{CC} \leq 1.30$	7.0			7.0				
		$1.40 \leq V_{CC} \leq 1.60$	3.0			3.0		ns	$C_L = 15 \text{ pF}$	Figure
		$1.65 \leq V_{CC} \leq 1.95$	2.0			2.0		115	$R_D = 1 M\Omega$	1, 4
		$2.30 \leq V_{CC} \leq 2.70$	1.5			1.5				
		$3.00 \leq V_{CC} \leq 3.60$	1.0			1.0				
t _H	Hold Time,	0.90		1.0						
	CK to D	$1.10 \leq V_{CC} \leq 1.30$	0.5			0.5				
		$1.40 \leq V_{CC} \leq 1.60$	0.5			0.5		ns	$C_L = 15 \text{ pF}$	Figure
		$1.65 \leq V_{CC} \leq 1.95$	0.5			0.5		115	$R_D = 1 \ M\Omega$	1, 4
		$2.30 \leq V_{CC} \leq 2.70$	0.5			0.5				
		$3.00 \leq V_{CC} \leq 3.60$	0.5			0.5				
t _W	Pulse Width,	0.90		5.0						
	CK, PR, CLR	$1.10 \leq V_{CC} \leq 1.30$	5.0			5.0				
		$1.40 \leq V_{CC} \leq 1.60$	3.0			3.0			$C_L = 15 \text{ pF}$	Figure
		$1.65 \leq V_{CC} \leq 1.95$	2.5			2.5		ns	$R_D = 1 \ M\Omega$	1, 5
		$2.30 \leq V_{CC} \leq 2.70$	2.5			2.5				
		$3.00 \leq V_{CC} \leq 3.60$	2.0			2.0				
t _{REC}	Recover Time	0.90		12.0						
	CLR, PR to CK	$1.10 \leq V_{CC} \leq 1.30$	8.5			8.5				
		$1.40 \leq V_{CC} \leq 1.60$	3.5			3.5		-	$C_L = 15 \text{ pF}$	Figure
		$1.65 \leq V_{CC} \leq 1.95$	3.0			3.0		ns	$R_D = 1 \ M\Omega$	1, 4
		$2.30 \leq V_{CC} \leq 2.70$	2.5			2.5				
		$3.00 \leq V_{CC} \leq 3.60$	2.0			2.0				


FI PILH PI PHL CI	Parameter laximum Clock requency ropagation Delay K to Q, Q	$(V) \\ 0.90 \\ 1.10 \le V_{CC} \le 1.30 \\ 1.40 \le V_{CC} \le 1.60 \\ 1.65 \le V_{CC} \le 1.95 \\ 2.30 \le V_{CC} \le 2.70 \\ 3.00 \le V_{CC} \le 3.60 \\ 0.90 \\ \end{bmatrix}$	Min 50 75 100	Typ 40.0	Max	Min	Max	Units	Conditions	Numbe
РЦН РІ РНЦ СІ	requency ropagation Delay	$\begin{split} 1.10 &\leq V_{CC} &\leq 1.30 \\ 1.40 &\leq V_{CC} &\leq 1.60 \\ 1.65 &\leq V_{CC} &\leq 1.95 \\ 2.30 &\leq V_{CC} &\leq 2.70 \\ 3.00 &\leq V_{CC} &\leq 3.60 \end{split}$	75	40.0						
РІН РІ РНL СІ	ropagation Delay	$\begin{split} 1.40 &\leq V_{CC} \leq 1.60 \\ 1.65 &\leq V_{CC} \leq 1.95 \\ 2.30 &\leq V_{CC} \leq 2.70 \\ 3.00 &\leq V_{CC} \leq 3.60 \end{split}$	75							
		$\begin{split} 1.65 &\leq V_{CC} \leq 1.95 \\ 2.30 &\leq V_{CC} \leq 2.70 \\ 3.00 &\leq V_{CC} \leq 3.60 \end{split}$				150				
		$\begin{array}{l} 2.30 \leq V_{CC} \leq 2.70 \\ 3.00 \leq V_{CC} \leq 3.60 \end{array}$	100			200		MHz	$C_L = 30 \text{ pF}$	Figures
		$3.00 \leq V_{CC} \leq 3.60$				250		111112	$R_D = 1 \ M\Omega$	1, 5
			125			175				
		0.90	150			200				
	K to Q, \overline{Q}			34.0						
		$1.10 \leq V_{CC} \leq 1.30$	6.0	18.0	27.0	5.0	43.0			
		$1.40 \leq V_{CC} \leq 1.60$	4.0	11.0	17.0	3.0	18.0	ns	$C_L = 30 \text{ pF}$	Figures
		$1.65 \leq V_{CC} \leq 1.95$	2.0	8.0	13.0	2.0	15.0	_	$R_D = 1 M\Omega$	1, 3
		$2.30 \leq V_{CC} \leq 2.70$	1.0	6.0	10.0	1.0	11.0			
		$3.00 \leq V_{CC} \leq 3.60$	0.8	5.0	8.0	0.5	10.0			
PHL C	ropagation Delay	0.90		34.0						
	\overline{LR} , \overline{PR} , to Q, \overline{Q}	$1.10 \leq V_{CC} \leq 1.30$	6.0	17.0	28.0	5.5	46.0			
		$1.40 \le V_{CC} \le 1.60$	4.0	11.0	16.0	3.5	18.0	ns	C _L = 30 pF	Figures
		$1.65 \leq V_{CC} \leq 1.95$	2.0	8.0	13.0	2.5	15.0	_	$R_D = 1 M\Omega$	1, 3
		$2.30 \leq V_{CC} \leq 2.70$	1.0	6.0	9.0	1.5	11.0			
		$3.00 \leq V_{CC} \leq 3.60$	0.8	5.0	8.0	1.0	10.0			
~	etup Time,	0.90		10.0						
C	K to D	$1.10 \le V_{CC} \le 1.30$	7.0			7.0				
		$1.40 \le V_{CC} \le 1.60$	3.0			3.0		ns	C _L = 30 pF	Figures
		$1.65 \le V_{CC} \le 1.95$	2.0			2.0			$R_D = 1 M\Omega$	1, 4
		$2.30 \leq V_{CC} \leq 2.70$	1.5			1.5				
		$3.00 \le V_{CC} \le 3.60$	1.0			1.0				
	old Time,	0.90		1.0						
C	K to D	$1.10 \le V_{CC} \le 1.30$	0.5			0.5				
		$1.40 \le V_{CC} \le 1.60$	0.5			0.5		ns	C _L = 30 pF	Figures 1, 4
		$1.65 \le V_{CC} \le 1.95$	0.5			0.5			$R_D = 1 M\Omega$	1, 4
		$2.30 \le V_{CC} \le 2.70$	0.5			0.5				
	1 147 14	$3.00 \le V_{CC} \le 3.60$	0.5			0.5				
	ulse Width,	0.90		5.0						
С	K, PR, CLR	1.10 ≤ V _{CC} ≤ 1.30	5.0			4.0				
		$1.40 \le V_{CC} \le 1.60$	3.0			3.0		ns	C _L = 30 pF	Figures 1, 5
		$1.65 \le V_{CC} \le 1.95$	2.5			2.0			$R_D = 1 M\Omega$	1, 5
		$2.30 \le V_{CC} \le 2.70$	2.5			3.0				
		$3.00 \le V_{CC} \le 3.60$	2.0	40.0		2.0				
	ecover Time	0.90	0.5	12.0						
C	LR, PR to CK	$1.10 \le V_{CC} \le 1.30$	8.5			8.5			0 00 5	
		$1.40 \le V_{CC} \le 1.60$	3.5			3.5		ns	$C_L = 30 \text{ pF}$	Figures 1, 4
		$1.65 \le V_{CC} \le 1.95$	3.0			3.0			$R_D = 1 M\Omega$	1, 4
		$2.30 \le V_{CC} \le 2.70$	2.5			2.5				
Canac	itance	$3.00 \leq V_{CC} \leq 3.60$	2.0			2.0				
Symbo		Parameter			Тур	Max	Units	c	onditions	Figure
C _{IN}	Input Capac				2.0		pF	$V_{CC} = 0V$		Numbe
C _{OUT}	Output Capa				4.0		pF	$V_{CC} = 0V$		1
C _{PD}		pation Capacitance						$V_I = 0V o$		1
. 0					8.0		pF	f = 10 MH		Figure 2


7




8









ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC