

NAU85L20

Dual Audio ADC with Integrated FLL and Microphone Preamplifier

Description

The NAU85L20 is a low power, high quality, 2-channel ADC for microphone array application. The NAU85L20 integrates programmable gain preamplifiers for stereo differential microphones, significantly reducing external component requirements. A fractional FLL is available to accurately generate any audio sample rate using any commonly available system clock source from 8KHz through 33MHz. Audio data can be directed to I2S data out lines.

The NAU85L20 operates with analog supply voltages from 1.6V to 2V, while the digital core can operate down to 1.2V to conserve power. Internal register controls enable flexible power saving modes by powering down sub-sections of the chip under software control. The NAU85L20 is specified for operation from -40°C to +85°C, and is available in a 28-lead QFN package.

Features

- 101dB SNR (A-weighted) @ 0dB gain, VDDA=1.8V, Fs = 48 kHz, OSR=128x
- 91dB THD+N @ 0dB gain, 0.8Vrms in, VDDA=1.8V, Fs=48 kHz, OSR=128x
- -124dB Channel Crosstalk @ 0dB gain, 0.9Vrms in, VDDA=1.8V, Fs=48 kHz, OSR=128x
- Integrated programmable gain microphone amplifier
- On-chip FLL
- I2C Serial control interface with read/write capability
- Supports sample rates from 8 kHz to 48 kHz at 24-bit resolution
- Two separate microphone bias supplies for low noise microphone biasing.
- Standard audio data bus interfaces: I2S, Left or Right justified, Two's complement, MSB first
- 32-bit audio sub frames
- Package: Pb free 28L-QFN
- Temperature range: -40 to 85°

Block Diagram





Table of Contents

BLOCK DIAGRAM	1
PIN DIAGRAM	4
Ordering Information	4
PIN DESCRIPTION	5
ELECTRICAL CHARACTERISTICS	6
1 GENERAL DESCRIPTION	9
2 ANALOG INPUTS	9
2.1 ADC and Digital Signal Processing	10
2.2 ADC Digital Block	10
2.2.1 Input Limiter / Automatic Level Control (ALC)	11
2.2.2 ADC Digital Volume Control	15
2.2.3 ADC Programmable High Pass Filter	15
2.2.4 Programmable Notch Filter	16
2.3 Audio Data Companding	16
2.3.1 μ -law	17
2.3.2 A-law	17
2.4 Digital Interfaces	17
3 POWER SUPPLY	17
3.1 Power on and off reset	17
3.2 Reference Voltage Generation	18
3.3 Microphone Bias Generation	19
4 CLOCKING AND SAMPLE RATES	19
4.1 PCM Clock Generation	21
4.2 Frequency Locked Loop (FLL)	22
5 CONTROL INTERFACES	24
5.1 Selection of Control Mode	24
5.2 2-Wire-Serial Control Mode (I ² C Style Interface)	25
5.3 2-Wire Protocol Convention	25
5.4 2-Wire Write Operation	25
5.5 2-Wire Read Operation	26
5.6 Digital Serial Interface Timing	26
5.7 Software Reset	27
6 DIGITAL AUDIO INTERFACE	27
6.1 Right-Justified Audio Data	28
6.2 Left-Justified Audio Data	28
6.3 I2S Audio Data Mode	29
6.4 PCM A Audio Data	29
6.5 PCM B Audio Data	30
6.6 PCM Time Slot Audio Data	30
7 REGISTER MAP	32
8 TYPICAL APPLICATION DIAGRAM	43
9 PACKAGE INFORMATION	45

9.1 VERSION HISTORY	46
10 ORDERING INFORMATION	46

Pin Diagram



Ordering Information

Part Number	Dimension	Package	Package Material
NAU85L20YG	4 x 4 mm	28 QFN	Green

Pin Description

Pin #	Name	Type	Functionality
1	MIC2P/LIN2	Analog Input	MICP Input 2 / Line In Input 2
2	MIC2N	Analog Input	MICN Input 2
3	VREF	Reference	Decoupling for Mid-rail Reference Voltage
4	MICREF	Analog Output	Decoupling for MIC Reference Voltage
5	VDDC	Supply	Digital Core Supply
6	VSSD	Supply	Digital Ground
7	Vddb	Supply	Digital Buffer (Input/Output) Supply
8	MCLKO	Digital Output	Output from PLL
9	NC		
10	DO12	Digital Output	Digital Audio ADC Data Output for ADC 1 and 2
11	BCLK	Digital I/O	Digital Audio Bit Clock
12	FS	Digital I/O	Digital Audio Frame Sync
13	MCLKI	Digital Input	Master Clock Input
14	CSB	Digital Input	3-Wire MPU Chip Select/I2C address LSB
15	SCL	Digital Input	3-Wire MPU Clock Input/I2C Clock (SCL)
16	SDA	Digital I/O	3-Wire MPU Data Input/I2C Data I/O (SDA)
17	MODE	Digital Input	Control Interface Mode Selection Pin (I2C=1, SPI=0)
18	VDDA	Supply	Analog Power Supply
19	VSSA	Supply	Analog Ground
20	MIC1N	Analog Input	MICN Input 1
21	MIC1P/LIN1	Analog Input	MICP Input 1 / Line In Input 1
22	NC		
23	NC		
24	MICBIAS1	Analog Output	Microphone Bias for Microphone ADC 1
25	MICVDD	Supply	Microphone Supply
26	MICBIAS2	Analog Output	Microphone Bias for Microphone ADC 2
27	NC		
28	NC		

Electrical Characteristics

Conditions: VDDA = VDDC=1.8V, VDDB = 3.3V, MICVDD=3.3V, MCLK = 12.88MHz, T_A = +25°C, 1 kHz signal, Fs = 48 kHz, 24-bit audio data, with differential inputs unless otherwise stated.

Symbol	Parameter	Conditions	Typical	Limit	Units (Limit)
ISD	Shutdown Current	V _{DD} A in Shutdown Mode	0.5	1	μA
		V _{DD} A When V _{DD} C=1.2V	16.7		
		V _{DD} B	0.2	1	
		V _{DD} C	2	10	
		V _{DD} MIC	0.5	1	
ADC					
THD+N	ADC Total Harmonic Distortion + Noise	Reference= @ 0dB gain, 0.8Vrms in, VDDA=1.8V, Fs=48 kHz, OSR=128x	91		dB
SNR	Signal to Noise Ratio	Reference = VOUT(0dBFS), A-Weighted, MIC Input, MIC Gain = 0dB,fs = 8KHz, Mono Differential Input	100		dB
		Reference = VOUT(0dBFS), A-Weighted, MIC Input, MIC Gain = 6dB,fs = 8KHz, Mono Differential Input	98		dB
		Reference = VOUT(0dBFS), A-Weighted, dual Input, Gain = 12dB,fs = 16KHz	96		dB
		Reference= MIC Gain= 0dB gain, (A-weighted) VDDA=1.8V, Fs = 48 kHz, OSR=128x	101		dB
PSRR	Power Supply Rejection Ratio	V _{RI} PPLE = 200mV _P _P applied to AVDD, f _{RI} PPLE = 217Hz, Input Referred, MIC_GAIN = 0dB Differential Input	65		dB
Xtalk	ADC channel cross talk	MIC Input, MIC_GAIN = 0dB, VIN = 0.8Vrms, f=1KHz, Fs = 48KHz , Channel 1(3) to Channel 2 (4)	-124		dB
FS _{ADC}	ADC Full Scale Input Level	AV _{DD} = 1.8V	1		V _{RMS}
MICBIAS					
V _{BIAS}	Output Voltage	Programmable 2.1V to 2.8V in 0.1V Steps	2.5		V
I _{OUT}	Output Current			4	mA
e _{OS}	Output Noise	A-weighted 20Hz-20kHz	-115		dBV

Notes

1. Full Scale input level is relative to the magnitude of VDDA and can be calculated as FS = 1V_{rms}*VDDA/1.8.
2. Distortion is measured in the standard way as the combined quantity of distortion products plus noise. The signal level for distortion measurements is at 3dB below full scale, unless otherwise noted.
3. Unused analog input pins should be left as no-connection.
4. Unused digital input pins should be tied to ground.

Nuvoton Technology Corporation America

Tel: 1-408-544-1718
Fax: 1-408-544-1787

Rev. 0.1.9: May 10, 2016

6

Digital I/O

Parameter	Symbol	Comments/Conditions	Min	Max	Units
Input LOW level	V_{IL}	VDDDB = 1.8V		$0.33 * VDDDB$	V
		VDDDB = 3.3V		$0.37 * VDDDB$	
Input HIGH level	V_{IH}	VDDDB = 1.8V	$0.67 * VDDDB$		V
		VDDDB = 3.3V	$0.63 * VDDDB$		
Output HIGH level	V_{OH}	$I_{Load} = 1mA$, VDDDB = 1.8V	$0.9 * VDDDB$		V
		$I_{Load} = 1mA$, VDDDB = 3.3V	$0.95 * VDDDB$		
Output LOW level	V_{OL}	$I_{Load} = 1mA$, VDDDB = 1.8V		$0.1 * VDDDB$	V
		$I_{Load} = 1mA$, VDDDB = 3.3V		$0.05 * VDDDB$	

Recommended Operating Conditions

Condition	Symbol	Min	Typical	Max	Units
Digital Supply Range with sample rate > 48 kHz or FLL enabled	VDDC	1.62	1.8	1.98	V
Digital Supply Range with sample rate ≤ 48kHz and FLL disabled	VDDC	1.2	1.8	1.98	V
Digital I/O Supply Range	VDDDB	1.62	1.8	3.6	V
Analog Supply Range	VDDA	1.62	1.8	1.98	V
Microphone Bias Supply Voltage	VDDMIC	1.8	4.2	5.5	V
Temperature Range	T_A	-40		+85	°C

CAUTION: Below condition needed to be followed for regular operation: $VDDDB > VDDC - 0.6V$

Absolute Maximum Ratings

Parameter	Min	Max	Units
Digital Supply Range (VDDC)	-0.3	2.2	V
Digital I/O Supply Range (VDDDB)	-0.3	6.0	V
Analog Supply Range (VDDA)	-0.3	2.2	V
Microphone Bias Supply Voltage (MICVDD)	-0.3	6.0	V
Voltage Input Digital Range	$VSSD - 0.3$	$VDDDB + 0.3$	V
Voltage Input Analog Range	$VSSA - 0.3$	$VDDA + 0.3$	V
Junction Temperature, T_J	-40	+150	°C
Storage Temperature	-65	+150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty.

CAUTION: The following condition need to be followed for maximum ratings: $VDDDB > VDDC - 0.6V$.

1 General Description

The NAU85L20 is a low power, high quality, 2-channel ADC for microphone array applications. There are eight analog inputs with individual input PGA gain stages and are passed to the ADC path for signal processing. A low noise microphone bias circuit supplies a programmable voltage reference for one or more electret microphones on two buffered MICBIAS outputs that are available to separately supply microphones associated with channels 1 & 2. The digital audio data from the ADC's can be processed by a Volume Control, High Pass filter, and ALC before it is passed on to the serial I2S interface. This digital serial output data can be available in separate dual channel formats on ADCOUT12 for channel 1 & 2. The device clock can be locked to an external clock reference or generated internally by the on-chip FLL. The registers that control the NAU85L20 can be programmed through standard I2C or SPI interface.

2 Analog Inputs

NAU85L20 has two low noise, high common mode rejection ratio analog microphone differential inputs – MIC1/MIC1P together are MIC.1, MIC2N/MIC2P together are MIC.2. Each of these microphone inputs are followed by a -1dB to 36dB PGA gain stage with a fixed 12kOhm input impedance.

All inputs are maintained at a DC bias at approximately 1/2 of the VDDA supply voltage. Connections to these inputs should be AC-coupled by means of DC blocking capacitors suitable for the device application.

The differential microphone input structure is essential in noisy digital systems where amplification of low-amplitude analog signals is necessary such as in portable digital media devices and cell phones. Differential inputs are also very useful to reduce ground noise in systems in which there are ground voltage differences between different chips and components. When properly implemented, the differential input architecture offers an improved power-supply rejection ratio (PSRR) and higher ground noise immunity.

A detailed diagram of the input PGA connections and associated registers is shown in Figure 1. The PGA inputs can also be disconnected from the amplifier for applications where the inputs are shared with other devices. In addition, there is a pre-charge circuit that can speed up charging the external coupling capacitor set with [FEPGA2.ACDC_CTRL_REG0x6A\[9:8\]](#) and [FEPGA2.ACDC_CTRL_REG0x6A\[15:14\]](#). The PGA gain can be set from -1dB to 36dB in 1dB steps and the embedded antialiasing filter also has a single bit adjustment to shift the cut-off frequency.

A detailed register description is available in registers [FEPGA1_REG0x69](#) to [FEPGA4_REG0x6C](#).




Figure 1: Analog Input Structure

2.1 ADC and Digital Signal Processing

The NAU85L20 has two independent high quality ADCs. These are high performance 24-bit sigma-delta converters that are suitable for a very wide range of applications. All digital processing is with 24-bit precision minimizing processing artifacts and maximizing the audio dynamic range supported by the NAU84L04.

The ADCs are supported by a wide range mixed-mode Automatic Level Control (ALC), a high pass filter, and a notch filter. All of which are optional and programmable. The high pass filter function is intended for DC-blocking or low frequency noise reduction, such as to reduce unwanted ambient noise or “wind noise” on a microphone input. The notch filter may be programmed to greatly reduce a specific frequency band or frequency, such as a 50Hz, 60Hz, or 217Hz unwanted noise. The 2-channel ADC TDM interface also provides for flexible routing options.

2.2 ADC Digital Block




Figure 2: ADC Digital Path

The ADC digital block performs 24-bit analog-to-digital conversion and signal processing, making available a high quality audio sample stream the audio path digital interface. This block consists of a sigma-delta modulator, digital decimator/ filter, ALC, volume control, high pass filter, and a notch filter.

In order to enable the ADCs, **POWER MANAGEMENT.ADC1_EN REG0x01[0]** and **POWER MANAGEMENT.ADC2_EN REG0x01[3]** must be set to 1. The audio sample rate of the ADC is set by **CLOCK_SRC.CLK_ADC_SRC REG0x03[7:6]**, which is derived from the MCLK. (See Section **CLOCKING AND SAMPLE RATES**).

The polarity of either ADC output signal can be changed independently on either ADC logic output which can be sometimes useful in management of the audio phase. This feature can help minimize any audio processing that may be otherwise required as the data are passed to other stages in the system. The ADC coding scheme is in twos complement format and the full-scale input level is proportional to VDDA. For example, with a 1.8V supply voltage, the full-scale level is 1.0VRMS.

2.2.1 Input Limiter / Automatic Level Control (ALC)

The ADC digital path of the NAU85L20 is supported by the digital Automatic Level Control (ALC) function. This can be used to automatically manage the gain to optimize the signal level at the output of the ADC by automatically amplifying input signals that are too small or decreasing the amplitude of the signals that are too loud.

The ALC monitors the output of the ADC, measured after the digital decimator. The ADC output is fed into a peak detector, which updates the measured peak value whenever the absolute value of the input signal is higher than the current measured peak. The measured peak gradually decays to zero unless a new peak is detected, allowing for an accurate measurement of the signal envelope. The peak value is then used by a logic algorithm to determine whether the gain should be increased, decreased, or remain the same.

In normal mode, when sudden peaks occur above the desired gain settings, the ALC reduces volume at a register determined rate and step size. This continues until the output level of the ADC is again at the desired target level. If the input signal suddenly becomes quiet, the ALC increases volume at a register determined rate and step size until the output level from the ADC reaches the target level. If the input gain stays within the target level, the ALC will remain in a steady state.

In addition to the normal operation mode, the ALC may be operated in a special limiter mode that functions similarly to the normal mode but with faster attack times. This mode is primarily used to quickly ramp down signals that are too loud.

2.2.1.1 ALC Peak Limiter Function

Both normal and limiter mode include a peak limiter function. This implements an emergency gain reduction when the ADC output level exceeds a set gain value. When the ADC output exceeds 87.5% of full scale, the ALC block ramps down the gain at the maximum ALC Attack Time rate. This is regardless of the mode and attack rate settings. This continues until the ADC output level has been reduced to below the emergency limit threshold. This action limits ADC clipping if there is a sudden increase in the input signal level.

2.2.1.2 ALC Parameter Definitions

ALC Maximum Gain (ALCMAX): This sets the maximum allowed gain during normal mode ALC operation. In the Limiter mode of ALC operation, the ALCMXGAIN value is not used, instead, the maximum gain allowed is set equal to the pre-existing gain value that was in effect at the moment in time that the Limiter mode is enabled. See [ALC CONTROL 2 REG0x21](#) for details.

ALC Minimum Gain (ALCMIN): This sets the minimum allowed gain during all modes of ALC operation. This is useful to keep the ALC operating range close to the desired range for a given application scenario. See [ALC CONTROL 2 REG0x21](#) for details.

ALC Target Value (ALCLVL): Determines the value used by the ALC logic decisions comparing this fixed value with the output of the ADC. This value is expressed as a fraction of Full Scale (FS) output from the ADC. Depending on the logic conditions, either the output value used in the comparison may be the instantaneous value of the ADC, or a time weighted average of the ADC peak output level. See [ALC CONTROL 2 REG0x21](#) for details.

ALC Attack Time (ALCATK): Attack time refers to how quickly a system responds to an increasing volume level that is greater than some defined threshold. Typically, attack time is much faster than decay time. In the NAU85L20, when the absolute value of the ADC output exceeds the ALC Target Value, the gain

will be reduced at a step size and rate determined by this parameter. When the peak ADC output is at least 1.5dB lower than the ALC Target Value, the stepped gain reduction will halt. See [ALC CONTROL 3 REG0x22](#) for details.

ALC Decay Time (ALCDCY): Decay time refers to how quickly a system responds to a decreasing volume level. Typically, decay time is much slower than attack time. When the ADC output level is below the ALC Target value by at least 1.5dB, the gain will increase at a rate determined by this parameter. In Limiter mode, the time constants are faster than in ALC mode. See [ALC CONTROL 3 REG0x22](#) for details.

ALC Hold Time (ALCHLD): Hold time refers to the duration of time when no action is taken. This is typically to avoid undesirable sounds that can happen when an ALC responds too quickly to a changing input signal. In the NAU85L20, the hold time value is the duration of time that the ADC output peak value must be less than the target value before there is an actual gain increase. See [ALC CONTROL 2 REG0x21](#) for details.




Figure 3: ALC Operation

2.2.1.3 ALC Normal Mode Example Using ALC Hold Time Feature

Input signals with different characteristics (e.g., voice vs. music) may require different settings for this parameter for optimum performance. Increasing the ALC hold time prevents the ALC from reacting too quickly to brief periods of silence such as those that may appear in music recordings. Having a shorter hold time may be useful in voice applications where a faster reaction time helps to adjust the volume setting for speakers with different volumes. The waveform below shows the operation of the [ALC CONTROL 2.ALCHLD REG0x21\[7:4\]](#) parameter.




Figure 4: ALC using Hold time

2.2.1.4 Noise Gate (Normal Mode Only)

A noise gate threshold prevents ALC amplification of noise when there is no input signal or no signal above an expected background noise level. The noise gate is enabled by setting [ALC CONTROL 1.ALC NGEN REG0x20\[4\]](#) and the threshold level is set by [ALC CONTROL 1.ALC NGTH REG0x20\[3:0\]](#). When there is no signal or a very quiet signal (pause) composed mostly of noise, the ALC holds the gain constant instead of amplifying the signal towards the target threshold. The NAU85L20 accomplishes this by comparing the input signal level against the noise gate threshold. The noise gate only operates in conjunction with the ALC and only in Normal mode.




Figure 5: ALC without Noise gate





Figure 6: ALC with noise gate

2.2.1.5 ALC Example with ALC Min/Max Limits and Noise Gate Operation

The drawing below shows the effects of ALC operation over the full scale signal range. The drawing is color coded as follows:

- Blue Original Input signal (linear line from zero to maximum)
- Green PGA gain value over time (inverse to signal in target range)
- Red Output signal (held to a constant value in target range)



Register	Bits	Name	Value	Description
22	12-15	ALCCH(1-4)E	1111	ALC enabled all channels
21	12-14	ALCMAXGAIN	111	Max ALC gain@ 35.25dB
21	8-10	ALCMINGAIN	000	Min ALC gain@ -12dB
21	0-3	ALCLVL	1011	Target ALC gain@ -6 dBFS
20	4	NGEN	1	Noise gate enabled
20	0-3	NGTH	0100	Noise gate@ -37dB

Figure 7: ALC Response Envelope

2.2.2 ADC Digital Volume Control

The effective output audio volume of each ADC can be changed from +36dB through -128dB in 0.125dB steps using the digital volume control feature. Included in the volume control is a “digital mute” value that will completely mute the signal output of the ADC.

In addition, the ADC has an analog gain control, which can be set from -1dB to 36dB.

Registers [DIGITAL_GAIN_CH1 REG0x40](#) and [DIGITAL_GAIN_CH2 REG0x43](#) control the digital gain of each channel. These registers can also select the ADC source of each output channel.

2.2.3 ADC Programmable High Pass Filter

A high pass filter in the digital output path optionally supports each ADC. The High Pass filter can be enabled by setting [HPF_FILTER_CH12.HPF_EN_CH1 REG0x38\[4\]](#), and [HPF_FILTER_CH34.HPF_EN_CH2 REG0x39\[12\]](#).

The high pass filter has two different operating modes. In the audio mode, the filter is a simple first order DC blocking filter, with a cut-off frequency of 3.7Hz. In the application specific mode, the filter is a second order audio frequency filter, with a programmable cut-off frequency. The cutoff frequency of the high pass filter is scaled depending on the sampling frequency indicated to the system by the setting in register [ADC_SAMPLE_RATE.SMPL_RATE_REG0x3A\[7:5\]](#).

The following table provides the exact cutoff frequencies with different sample rates. These cutoff frequencies can be selected by setting [HPF_FILTER_CH12.HPF_CUT_CH1_REG0x38\[2:0\]](#), and [HPF_FILTER_CH34.HPF_CUT_CH2_REG0x39\[10:8\]](#).

HPF_CUT	SMPL_RATE_REG0x3A[7:5] in kHz (FS)								
	101 or 100			011 or 010			001 or 000		
	8	11.025	12	16	22.05	24	32	44.1	48
000	82	113	122	82	113	122	82	113	122
001	102	141	153	102	141	153	102	141	153
010	131	180	156	131	180	156	131	180	156
011	163	225	245	163	225	245	163	225	245
100	204	281	306	204	281	306	204	281	306
101	261	360	392	261	360	392	261	360	392
110	327	450	490	327	450	490	327	450	490
111	408	563	612	408	563	612	408	563	612

Table 1: High Pass Filter Cut-off Frequencies in Hz (with HPF_AM = 1)

2.2.4 Programmable Notch Filter

A notch filter in the digital output path optionally supports each ADC. The notch filter is used to stop a very narrow band of frequencies around a center frequency. This function can be enabled by setting NFEN in [NOTCH_FIL1_CH1.NFEN_REG0x30\[14\]](#), and [NOTCH_FIL1_CH.NFEN_REG0x36\[14\]](#). The center frequency is programmed by setting NFA1 of registers [NOTCH_FIL1_CH1.NFA1_REG0x30\[13:0\]](#), and [NOTCH_FIL1_CH.NFA1_REG0x36\[13:0\]](#) with two's complement coefficient values calculated using Table 2 as shown below.

It is important to note that the register update bits are write-only bits. The update bit function is important so that all filter coefficients actively being used are changed simultaneously; even though the register values must be written sequentially. When there is a write operation to any of the filter coefficient settings, but the update bit is not set (value = 0), the value is stored as pending a future update, but does not go into effect. When there is a write operation to any coefficient register, and the update bit is set (value = 1), then the new value in the register being written is immediately put into effect, and any other pending coefficient value is put into effect at the same time.

A ₀	A ₁	Notation	Register Value (DEC)
$1 - \tan \frac{2\pi f_b}{2f_s}$	$-(1 + A_0) \times \cos \frac{2\pi f_c}{f_s}$	f _c = center frequency (Hz) f _b = -3dB bandwidth (Hz) f _s = sample frequency (Hz)	NFCA0 = -A ₀ × 2 ¹³ NFCA1 = -A ₁ × 2 ¹² Note: Values are rounded to the nearest whole number and converted to 2's complement

Table 2: Equations to calculate notch filter coefficients

2.3 Audio Data Companding

Companding is used in digital communication systems to optimize signal-to-noise ratios with reduced data bit rates, using non-linear algorithms. The NAU85L20 supports the two main telecommunications companding

standards: A-law and μ -law. The A-law algorithm is primarily used in European communication systems and the μ -law algorithm is primarily used by North America, Japan, and Australia.

Companding converts 13 bits (μ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. The companded signal is an 8bit word containing sign (1-bit), exponent (3-bits) and mantissa (4-bits)

Following are the data compression equations set in the ITU-T G.711 standard and implemented in the NAU85L20.

2.3.1 μ -law

$$F(x) = \frac{\ln(1 + \mu \times |x|)}{\ln(1 + \mu)}, \quad -1 < x < 1$$

$$\mu = 255$$

2.3.2 A-law

$$F(x) = \frac{A \times |x|}{(1 + \ln(A))}, \quad x \leq \frac{1}{A}$$

$$F(x) = \frac{(1 + \ln(A \times |x|))}{(1 + \ln(A))}, \quad \frac{1}{A} \leq x \leq 1$$

$$A = 87.6$$

When companding is enabled, the PCM interface must be set to an 8-bit word length by setting [PCM_CTRL0.CMB8 Reg0x10\[10\]](#). When in 8-bit mode, the Register word length controls in [PCM_CTRL0.WLEN Reg0x10\[3:2\]](#) are ignored.

2.4 Digital Interfaces

Command and control of the device is accomplished using a 2-wire/3-wire serial control interface. This simple, but highly flexible, interface is compatible with many commonly used command and control serial data protocols and host drivers. See [CONTROL INTERFACES](#) for more detail.

Digital audio input/output data streams are transferred to and from the device separately for command and control. The digital audio data interface supports either I2S or PCM audio data protocols, and is compatible with commonly used industry standard devices that follow either of these two serial data formats. See [DIGITAL AUDIO INTERFACE](#) for more detail.

3 Power Supply

The NAU85L20 has been designed to operate reliably using a wide range of power supply conditions and power-on/power-off sequences. However, because of existence of ESD protection diodes between the supplies, that will have impact on the application of the supplies. Because of these diodes, the following conditions need to be met:

$$VDDMIC > VDDA - 1.2V \text{ and } VDDDB > VDDC - 0.6V.$$

3.1 Power on and off reset

The NAU85L20 includes a power on and off reset circuit on chip. The circuit resets the internal logic control at VDDC and VDDA supply power up and this reset function is automatically generated internally when power supplies are too low for reliable operation. The reset threshold is approximately 0.55Vdc and 1.0Vdc for

VDDA. It should be noted that these values are much lower than the required voltage for normal operation of the chip.

The reset is held on while the power levels for both VDDC and VDDA are below their respective thresholds. Once the power levels rise above their thresholds, the reset is released. Once the reset is released, the registers are ready to be written to. It is also important to note that all the registers should be kept in their reset state for at least 6μs.

An additional internal RC filter based circuit is added which helps the circuit respond for fast ramp rates (~10μs) and generate the desired reset period width (~10μs at typical corner). This filter is also used to eliminate supply glitches which can generate a false reset condition, typically 50ns.

For reliable operation, it is recommended to write to register **SW RESET Reg0x00** upon power up. This will reset all registers to the known default state.

Note that when VDDA and/or VDDC are below the power on reset threshold, then the digital IO pins will go into a tri-state condition.

Application Notes:

VDDA ramp up time for a guaranteed power on reset needs to be less than 50msec. The VDDA ramp down time for a guaranteed power off reset needs to be less than 125msec. If the ramp down rate is too slow (no pull down), then we can enable the minimum VREF impedance by **VMID_CTRL.VMIDSEL REG0x66[5:4]=11** with **VMID_CTRL.VMIDEN REG0x66[6]=1**, before shutdown in order to discharge VDDA quickly.

3.2 Reference Voltage Generation

The NAU85L20 includes a mid-supply reference circuit that is decoupled to VSS through the VREF pin by means of a bypass capacitor. The VREF voltage is used as the reference for the majority of the circuits inside NAU85L20. Therefore, the bypass capacitor needs to be large in order to achieve good power supply rejection at low frequencies. Typically, a 4.7uF capacitor can be used. However, a larger value can be chosen but it will increase the rise time of VREF and therefore it will delay the valid line output signal. However, a pre-charge circuit can pre-charge the capacitor close to VDDA/2 at power up in order to reduce the rise time for fast line out availability. This bypass capacitor should also be low leakage due to the high impedance nature of the VREF pin

The VREF voltage can be enabled by setting **VMID_CTRL.VMIDEN REG0x60[6]**. Once VREF has been enabled, the voltage will quickly ramp up due to the pre-charge circuit. The pre-charge circuit can then be disabled in order to save power or to prevent it from adjusting the VREF voltage when the supply varies. This can be done by setting **REFERENCE.PDVMDFAST REG0x68[13]** to 1. Once the VREF voltage has settled to VDDA/2, the output impedance on the VREF pin is determined by setting the bits **VMID_CTRL.VMIDSEL REG0x60[5:4]**. The output impedance is set as per the following table.

VMIDSEL REG0x60[5:4]	VREF Resistor Selection	VREF Impedance
00	Open, no resistor selected	Open, no impedance installed
01	50kOhm	25kOhm
10	250kOhm	125kOhm
11	5kOhm	2.5kOhm

Table 3: VREF Impedance




Figure 8: V_{REF} Circuitry

3.3 Microphone Bias Generation

The NAU85L20 provides two microphone bias pins which can be used in various stereo applications. The microphone bias can be used to power electret microphones. In order to ensure safe operation of the device, it is recommended that the microphones do not draw more than 4mA of current from each MICBIAS pin.

Register [MIC_BIAS_REG0x67](#) provides the control for powering up the MICBIAS circuitry. It should be noted that the two MICBIAS outputs both have the same voltage level.

4 Clocking and Sample Rates

The internal clocks for the NAU85L20 are derived from a common internal clock source, MCLK. This clock is the reference for the ADCs and DSP core functions, digital audio interface and other internal functions.

MCLK can be derived directly from MCLKI pin or may be generated from a Frequency Locked Loop (FLL) using MCLKI, BCLK or FS as a reference. The FLL provides additional flexibility for a wide range of MCLK frequencies and can be used to generate a free-running clock in the absence of an external reference source. See [FREQUENCY LOCKED LOOP \(FLL\)](#)

for further details.

It should be noted that the internal clock frequency MCLK must be running at $256 \cdot F_s$ (F_s = sample rate in Hz) in order to achieve the best performance. For example, when targeting 48 kHz sample rate audio, the MCLK must be set to $256 \cdot 48k = 12.288\text{MHz}$. When the input clock MCLKI is higher than this speed, [CLOCK_SRC.MCLK_SRC_REG0x03\[4:0\]](#) provides flexible division selection to meet the requirement.




Figure 9: Clock Generation

Bits	MCLK_SRC Reg0x03[4:0]
0000	Divide by 1
0001	Invert
0010	Divide by 2
0011	Divide by 4
0100	Divide by 8
0101	Divide by 16
0110	Divide by 32
0111	Divide by 3
1001	Invert
1010	Divide by 6
1011	Divide by 12
1100	Divide by 24

Table 4: **CLOCK_SRC.MCLK_SRC Reg0x03[4:0]** Register Settings

Bits	CLK_ADC_SRC Reg0x03[7:6]
00	Divide by 1
01	Divide by 2
10	Divide by 4
11	Divide by 8

Table 5: **CLOCK_SRC.CLK_ADC_SRC Reg0x03[7:6]** Register Settings

The OSR (over sampling rate) is defined as CLK_ADC frequency divided by the audio sample rate.

$$OSR = \frac{CLK_ADC}{F_s}$$

Available over-sampling rates are 32, 64, 128 or 256 as set in the **ADC_SAMPLE_RATE.OSR Reg0x3A[1:0]** register. CLK_ADC frequency is set by **CLOCK_SRC.CLK_CODEC_SRC Reg0x03[13]** and **CLOCK_SRC.CLK_ADC_SRC Reg0x03[7:6]** registers.

It should be noted that the OSR and Fs must be selected so that the max frequency of CLK_ADC is less than 6.144MHz. When CLK_ADC is determined, **ADC_SAMPLE_RATE.OSR Reg0x3A[1:0]** should be set to provide appropriate down sampling through digital filters.

Example 1:

To configure $F_s = 48 \text{ kHz}$, $MCLK = (256 * F_s) = 12.288\text{MHz}$, and $CLK_ADC = 6.144\text{MHz}$

Set:

- CLOCK_SRC.CLK_CODEC_SRC REG0x03[13] = 1'b0, CLOCK_SRC.CKL_ADC_SRC REG0x03[7:6] = 2'b01, and $OSR = 2'b10$ (128)

Example 2:

To configure $F_s = 16 \text{ kHz}$, $MCLKI = 12.288\text{MHz}$, and $CLK_ADC = 4.096\text{MHz}$

Set:

- CLOCK_SRC.MCLK_SRC REG0x03[4:0] = 3'b111 (Divide MCLKI by 3) to get $MCLK = (256 * F_s) = 4.096\text{MHz}$
- CLOCK_SRC.CLK_CODEC_SRC REG0x03[13] = 1'b0, CLOCK_SRC.CLK_ADC_SRC REG0x03[7:6] = 2'b00, and $OSR = 2'b11$ (256)

4.1 PCM Clock Generation

In master mode, BCLK is derived from MCLK via a programmable divider set by PCM_CTRL1.BCLK_DIV REG0x11[2:0] and the FS is derived from BCLK via a programmable divider PCM_CTRL1.LRC_DIV REG0x11[13:12].

To select specific F_s values, PCM_CTRL1.BCLK_DIV REG0x11[2:0] and PCM_CTRL1.LRC_DIV REG0x11[13:12] must be set according to the block diagram seen in Figure 10 and the equation below.

$$BCLK = F_s \times \text{data length} \times \text{channels}$$

Example 1:

If we want an F_s of 48 kHz and 16 bit data is to be sent to the I2S bus (2 channel)

- $BCLK = 48000 * 16 * 2 = 1.536\text{MHz}$ and $MCLK = 48000 * 256 = 12.288\text{MHz}$
- Set PCM_CTRL1.BCLK_DIV REG0x11[2:0] = 3'b011 (8) and PCM_CTRL1.LRC_DIV REG0x11[13:12] = 2'b11 (32)

Or 32 bit data is to be sent

- $BCLK = 48000 * 32 * 2 = 3.073\text{MHz}$ and $MCLK = 48000 * 256 = 12.288\text{MHz}$
- Set PCM_CTRL1.BCLK_DIV REG0x11[2:0] = 3'b010 (4) and PCM_CTRL1.LRC_DIV REG0x11[13:12] = 2'b10 (64)

Example 2:

If we want an F_s of 16 kHz and 16 bit data is to be sent to the I2S bus (2 channel)

- $BCLK = 16000 * 16 * 2 = 512\text{kHz}$ and $MCLK = 16000 * 256 = 4.096\text{MHz}$
- Set PCM_CTRL1.BCLK_DIV REG0x11[2:0] = 3'b011 (8) and PCM_CTRL1.LRC_DIV REG0x11[13:12] = 2'b11 (32)

32 bit data is to be sent,

- $BCLK = 16000 * 32 * 2 = 1.024\text{MHz}$ and $MCLK = 16000 * 256 = 4.096\text{MHz}$
- Set PCM_CTRL1.BCLK_DIV REG0x11[2:0] = 3'b100 (4) and PCM_CTRL1.LRC_DIV REG0x11[13:12] = 2'b10 (64)

Example 3:

If we want an F_s of 16 kHz and 32 bit data is to be sent to the I2S TDM bus (4 channels)

- $BCLK = 16000 * 32 * 4 = 2.048\text{MHz}$ and $MCLK = 16000 * 256 = 4.096\text{MHz}$
- Set PCM_CTRL1.BCLK_DIV REG0x11[2:0] = 3'b001 (2) and PCM_CTRL1.LRC_DIV

REG0x11[13:12] = 2'b01 (128)




Figure 10: Master Mode PCM Clock Generation

Bits	BCLK_DIV REG0x11[2:0]
000	Divide by 1
001	Divide by 2
010	Divide by 4
011	Divide by 8
100	Divide by 16
101	Divide by 32

Table 6: **PCM_CTRL1.BCLK_DIV REG0x11[2:0]** Register Settings

Bits	LRC_DIV REG0x11[13:12]
00	Divide by 256
01	Divide by 128
10	Divide by 64
11	Divide by 32

Table 7: **PCM_CTRL1.LRC_DIV REG0x11[13:12]** Register Settings

4.2 Frequency Locked Loop (FLL)

The integrated FLL can be used to generate a master system clock, MCLK, from MCLKI, BCLK or FS as a reference. Because of the FLL's tolerance of jitter, it may be used to generate a stable MCLK from less stable input clock sources or it can be used to generate a free-running clock in the absence of an external reference clock source. To run as a free running clock, enable **FLL6.DCO_EN REG0x09[15]** and set **FLL_VCO_RSV.DOUT2VCO_RSV REG0x0A[15:0]** to 16'hF13C.

The FLL is enabled using **CLOCK_SRC.SYSCLK_SRC REG0x03[15]** and it is recommended that the FLL be disabled before any setting changes via **CLOCK_SRC.SYSCLK_SRC REG0x03[15]** and then re-enabled after the register settings have been updated. To select between sources, use **FLL3.FLL_CLK_REF_SRC REG0x06[11:10]** and use **FLL4.FLL_CLK_REF_DIV REG0x07[11:10]** to divide the reference source by 1, 2, 4 or 8 to bring the frequency down to 13.5MHz or below.

To control the internal gain loop of the FLL, **FLL3.GAIN_ERR REG0x06[15:13]** and **FLL4.FLL_REF_DIV_4CHK REG0x07[14:12]** can be used. However, it is recommended that only the default settings be used in these registers.




Figure 11: FLL Block diagram

The FLL output frequency is determined by the following parameters:

- FLL1.FLL_RATIO REG0x04[6:0]
- CLOCK_SRC.MCLK_SRC REG0x03[4:0]
- FLL3.FLL_INTEGER REG0x06[9:0]
- FLL2.FLL_FRAC REG0x05[15:0]
- FREF is the output of FLL4.FLL_CLK_REF_DIV REG0x07[7]

To determine these settings, the following output frequency equations are used:

1. $FDCO = FREF \times \frac{FLL_INTEGER_REG0x06[9:0]}{FLL_FRAC_REG0x05[15:0]} \times \frac{FLL_RATIO_REG0x04[6:0]}{FLL_FRAC_REG0x05[15:0]}$
2. $MCLK = (FDCO \times \frac{MCLK_SRC_REG0x03[4:0]}{FLL_FRAC_REG0x05[15:0]})/2$

Where FREF is the reference clock frequency, MCLK is the desired system clock frequency, and FDCO is the frequency of DCO in decimal. It should also be noted that the values in the above equations are the decimal values of the registers.

Example:

If the reference frequency (FREF) is 12MHz, the desired sampling rate (Fs) is 48 kHz, and $MCLK = 256 \times Fs$, what are the output frequency parameters?

Using these requirements, the following can be determined.

- $MCLK = 256 \times 48kHz = 12.288MHz$
- Using Equation 2:
 - $FDCO = (2 \times 12.288MHz) / MCLK_SRC$
 - For FDCO to remain between 90MHz – 100MHz, MCLK_SRC must be chosen to be 1/4. This and other values for MCLK_SRC Reg0x03[4:0] can be seen on the register tables.
 - $FDCO = (2 \times 12.288MHz) / (1/4) = 98.304MHz$
- Using Equation 1:
 - FLL_INTEGER Reg0x06[9:0] . FLL_FRAC Reg0x05[15:0] = $FDCO / (FREF \times FLL_RATIO_Reg0x04[6:0])$
 - FLL_RATIO Reg0x04[6:0] = 1 because $FREF \geq 512\text{ kHz}$. This and other values for FLL_RATIO Reg0x04[6:0] can be seen on the register tables.
 - FLL_INTEGER Reg0x06[9:0] . FLL_FRAC Reg0x05[15:0] = $98.304MHz / (12MHz \times 1) = 8.192$
 - FLL_INTEGER Reg0x06[9:0] . FLL_FRAC Reg0x05[15:0] represents an integer and fractional number in decimal
 - FLL_INTEGER Reg0x06[9:0] = 8
 - FLL_FRAC Reg0x05[15:0] = 0.192
- Now retrieve or convert the parameter values into their corresponding HEX values
 - FLL_RATIO Reg0x04[6:0] = 7'h1 (this value is taken from the register chart for $FREF \geq 512kHz$)
 - MCLK_SRC Reg0x03[4:0] = 4'h3 (this value is taken from the register chart for MCLK_SRC Reg0x03[4:0] = 1/4)
 - FLL_INTEGER Reg0x06[9:0] = 8 = 10'h8
 - FLL_FRAC Reg0x05[15:0] = $0.192 \times 2^{16} = 12583 = 16'h3126$

If low power consumption is required, then FLL settings must be chosen where FLL_INTEGER Reg0x06[9:0] . FLL_FRAC Reg0x05[15:0] is an integer (i.e. FLL_FRAC Reg0x05[15:0] = 0). In this case, the fractional mode can be turned off by disabling register setting FLL6.SDM_EN Reg0x09[14].

5 Control Interfaces

5.1 Selection of Control Mode

The NAU85L20 features include a serial control bus that provides access to all of the device control registers. This bus may be configured either as a 2-wire interface that is interoperable with industry standard implementations of the I2C serial bus, or as a 3-wire bus compatible with commonly used industry implementations of the SPI (Serial Peripheral Interface) bus.

Mode selection is accomplished by means of combination of the MODE control logic pin and MISC_CTRL.SPI3_EN Reg0x51[15]. The following table shows the three functionally different modes that are supported.

MODE Pin	SPI3_EN Reg0x51[15]	Description
1	x	2-Wire Interface, Read/Write operation
0	0	SPI Interface 3-Wire Write-only operation

Table 8: Control Interface Selection

The timing in all three bus configurations is fully static resulting in good compatibility with standard bus interfaces and software simulated buses. A software simulated bus can be very simple and low cost, such as by utilizing general purpose I/O pins on the host controller and software “bit banging” techniques to create the required timing.

5.2 2-Wire-Serial Control Mode (I²C Style Interface)

The 2-wire bus is a bidirectional serial bus protocol. This protocol defines any device that sends data onto the bus as a transmitter (or master), and the receiving device as the receiver (or slave). The NAU85L20 can function only as a slave device when in the 2-wire interface configuration.

5.3 2-Wire Protocol Convention

All 2-Wire interface operations must begin with a START condition, which is a HIGH-to-LOW transition of SDIO while SCLK is HIGH. All 2-Wire interface operations are terminated by a STOP condition, which is a LOW to HIGH transition of SDIO while SCLK is HIGH. A STOP condition at the end of a read or write operation places the device in a standby mode.

An acknowledge (ACK), is a software convention used to indicate a successful data transfer. To allow for the ACK response, the transmitting device releases the SDIO bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDIO line LOW to acknowledge the reception of the eight bits of data.

Following a START condition, the master must output a device address byte. This consists of a 7-bit device address, and the LSB of the device address byte is the R/W (Read/Write) control bit. When R/W=1, this indicates the master is initiating a read operation from the slave device, and when R/W=0, the master is initiating a write operation to the slave device. If the device address matches the address of the slave device, the slave will output an ACK during the period when the master allows for the ACK signal.




Figure 12: Valid START Condition




Figure 13: Valid Acknowledge




Figure 14: Valid STOP Condition

0	0	1	1	1	0	csb	R/W	Device Address Byte
A15	A14	A13	A12	A11	A10	A9	A8	Control Address Bytes
A7	A6	A5	A4	A3	A2	A1	A0	
D15	D14	D13	D12	D11	D10	D9	D8	Data Bytes
D7	D6	D5	D4	D3	D2	D1	D0	

Figure 15: Slave Address Byte, Control Address Bytes, and Data Byte Order

5.4 2-Wire Write Operation

A Write operation consists of a three-byte instruction followed by one or more Data Bytes. A Write operation requires a START condition, followed by a valid device address byte with R/W=0, a valid control address byte, data byte(s), and a STOP condition.

The Device Address of the NAU85L20 is either 0x1C (CSB=0) or 0x1D (CSB=1). In I²C mode the CSB pin will set the LSB of the Slave Address. If the Device Address matches this value, the NAU85L20 will respond with the expected ACK signaling as it accepts the data being transmitted to it.




Figure 16: Byte Write Sequence

5.5 2-Wire Read Operation

A Read operation consists of a three-byte Write instruction followed by a Read instruction of one or more data bytes. The bus master initiates the operation issuing the following sequence: a START condition, device address byte with the R/W bit set to “0”, and a Control Register Address byte. This indicates to the slave device which of its control registers is to be accessed.

If the device address matches this value, the NAU85L20 will respond with the expected ACK signaling as it accepts the Control Register Address being transmitted into it. After this, the master transmits a second START condition, and a second instantiation of the same device address, but now with R/W=1.

After again recognizing its device address, the NAU85L20 transmits an ACK, followed by a two byte value containing the 16 bits of data from the selected control register inside the NAU85L20.

During this phase, the master generates the ACK signaling with each byte transferred from the NAU85L20. If there is no STOP signal from the master, the NAU85L20 will internally auto-increment the target Control Register Address and then output the two data bytes for this next register in the sequence.

This process will continue as long as the master continues to issue ACK signaling. If the Control Register Address being indexed inside the NAU85L20 reaches the value 0xFFFF (hexadecimal) and the value for this register is output, the index will roll over to 0x0000. The data bytes will continue to be output until the master terminates the read operation by issuing a STOP condition.




Figure 17: Read Sequence

5.6 Digital Serial Interface Timing




Figure 18: Two-Wire Control Mode Timing

Symbol	Description	min	typ	max	unit
T_{STAH}	SDIO falling edge to SCLK falling edge hold timing in START / Repeat START condition	600	-	-	ns
T_{STAS}	SCLK rising edge to SDIO falling edge setup timing in Repeat START condition	600	-	-	ns
T_{STOS}	SCLK rising edge to SDIO rising edge setup timing in STOP condition	600	-	-	ns
T_{SCKH}	SCLK High Pulse Width	600	-	-	ns
T_{SCKL}	SCLK Low Pulse Width	1,300	-	-	ns
T_{RISE}	Rise Time for all 2-wire Mode Signals	-	-	300	ns
T_{FALL}	Fall Time for all 2-wire Mode Signals	-	-	300	ns
T_{SDIOS}	SDIO to SCLK Rising Edge DATA Setup Time	100	-	-	ns
T_{SDIOH}	SCLK falling Edge to SDIO DATA Hold Time	0	-	600	ns

5.7 Software Reset

The entire NAU85L20 and all of its control registers can be reset to default initial conditions by writing any value to **SW RESET REG0x00**, using any of the control interface modes. Writing to any other valid register address terminates the reset condition, but all registers will now be set to their power-on default values.

6 Digital Audio Interface

The NAU85L20 can be configured as either the master or the slave, by setting **PCM_CTRL1.MS REG0x11[3]**, 1 for master mode and 0 for slave mode. By default, the NAU85L20 is in Slave mode. In master mode, NAU85L20 outputs both Frame Sync (FS) and the audio data bit clock (BCLK) which has full control of the data transfer. In the slave mode, an external controller supplies BCLK and FS. Data is latched on the rising edge of BCLK.

In master mode, the BCLK and FS are generated from MCLK according to the clock division specified in **PCM_CLOCK GENERATION**.

The DO12 data port only supports normal mode. The DO12 default setting is normal mode with PCM A format.

When DO12 are not driving PCM data, they can be configured to drive a low output, be tri-state, or have a weak pull-up or pull-down. If **PCM_CTRL1.DO12_DRV REG0x11[14]** is set then DO12 will drive an output low when not transmitting data. When DO12_TRI is set DO12 will be tri-state when not transmitting. Pull-up or pull-down devices can be added to the DO12 pin by setting pull enable (DO12_PE) bit and selecting up or down with DO12_PS where 1 = pull-up and 0 = pull-down. This enables user to configure for wired-OR type bus sharing. All of these controls can be found in register **PCM_CTRL1 REG0x11**.

If PE and PS are both logic=0, DO12 is high impedance, except when actively transmitting left and right channel audio data. After outputting audio channel data, DO12 will return to high impedance on the BCLK negative edge during the LSB data period if **PCM_CTRL1.TRI REG0x11[9]**, is HIGH, or on the BCLK positive edge of LSB if **PCM_CTRL1.TRI REG0x11[9]** is LOW. Tri-stating on the negative edge allows the transmission of data by multiple sources in adjacent timeslots with reduced risk of bus driver contention.

ADC Output through Channel1 and Channel2 can be selected by setting **DIGITAL_MUX.CH1_SEL REG0x44[1:0]=00** and **DIGITAL_MUX.CH2_SEL REG0x44[3:2]=11** respectively.

There are six types of data formats in normal mode, which is entered with **PCM_CTRL4.TDM_MODE REG0x14[15] = 0**.

PCM Mode	PCM_CTRL0. AIFMT REG0x10[1:0]	PCM_CTRL0. LRP REG0x10[6]	PCM_CTRL1. PCM TS EN REG0x11[10]	PCM_CTRL4.TDM OFFSET EN REG0x14[14]
Right Justified	00	0	0	0
Left Justified	01	0	0	0
I2S	10	0	0	0
PCM A	11	0	0	0
PCM B	11	1	0	0
PCM Time Slot	11	Don't care	1	0

Table 9: Digital Audio Interface Normal Modes

6.1 Right-Justified Audio Data

In right-justified mode, the LSB is clocked on the last BCLK rising edge before FS transitions. When FS is HIGH, left channel data is transmitted and when FS is LOW, right channel data is transmitted. This is shown in the figure below where N is the word length.




Figure 19: Right Justified Audio Format

6.2 Left-Justified Audio Data

In left-justified mode, the MSB is clocked on the first BCLK rising edge after FS transitions. When FS is HIGH, left channel data is transmitted and when FS is LOW, right channel data is transmitted. This is shown in the figure below.




Figure 20: Left Justified Audio Format

6.3 I2S Audio Data Mode

In I2S mode, the MSB is clocked on the second BCLK rising edge after FS transitions. When FS is LOW, left channel data is transmitted and when FS is HIGH, right channel data is transmitted. This is shown in the figure below.




Figure 21: I2S Audio Format

6.4 PCM A Audio Data

In the PCM A mode, left channel data is transmitted first followed immediately by right channel data. The left channel MSB is clocked on the second BCLK rising edge after the FS pulse rising edge, and the right channel MSB is clocked on the next SCLK after the left channel LSB. This is shown in the figure below.




Figure 22: PCM A Audio Format

6.5 PCM B Audio Data

In the PCM B mode, left channel data is transmitted first followed immediately by right channel data. The left channel MSB is clocked on the first BCLK rising edge after the FS pulse rising edge, and the right channel MSB is clocked on the next SCLK after the left channel LSB. This is shown in the figure below.




Figure 23: PCM B Audio Format

6.6 PCM Time Slot Audio Data

The PCM time slot mode is used to delay the time at ADC data are clocked. This increases the flexibility of the NAU85L20 to be used in a wide range of system designs. One key application of this feature is to enable multiple NAU85L20 or other devices to share the audio data bus, thus enabling more than two channels of audio. This feature may also be used to swap left and right channel data, or to cause both the left and right channels to use the same data.

Normally, the ADC data are clocked immediately after the Frame Sync (FS). In the PCM time slot mode, the audio data are delayed by a delay count specified in the device control registers. The left channel MSB is clocked on the BCLK rising edge defined by the delay count set in [PCM_CTRL2.TSLOT_L REG0x12\[9:0\]](#). The right channel MSB is clocked on the BCLK rising edge defined by the delay count set in [PCM_CTRL3.TSLOT_R REG0x13\[9:0\]](#).




Figure 24: PCM Time Slot Audio Format

7 Register Map

REG	Function
0	<u>SW RESET</u>
1	<u>POWER MANAGEMENT</u>
2	<u>CLOCK CTRL</u>
3	<u>CLOCK SRC</u>
4	<u>FLL1</u>
5	<u>FLL2</u>
6	<u>FLL3</u>
7	<u>FLL4</u>
8	<u>FLL5</u>
9	<u>FLL6</u>
A	<u>FLL VCO RSV</u>
10	<u>PCM CTRL0</u>
11	<u>PCM CTRL1</u>
12	<u>PCM CTRL2</u>
13	<u>PCM CTRL3</u>
14	<u>PCM CTRL4</u>
20	<u>ALC CONTROL 1</u>
21	<u>ALC CONTROL 2</u>
22	<u>ALC CONTROL 3</u>
23	<u>ALC CONTROL 4</u>
24	<u>ALC CONTROL 5</u>
2D	<u>ALC GAIN CH12</u>
2E	<u>ALC GAIN CH34</u>
2F	<u>ALC STATUS</u>
30	<u>NOTCH FIL1 CH1</u>
31	<u>NOTCH FIL2 CH1</u>
36	<u>NOTCH FIL1 CH2</u>
37	<u>NOTCH FIL2 CH2</u>
38	<u>HPF FILTER CH12</u>

REG	Function
39	<u>HPF FILTER CH34</u>
3A	<u>ADC SAMPLE RATE</u>
40	<u>DIGITAL GAIN CH1</u>
43	<u>DIGITAL GAIN CH</u>
44	<u>DIGITAL MUX</u>
48	<u>P2P CH1</u>
4B	<u>P2P CH4</u>
4C	<u>PEAK CH1</u>
4F	<u>PEAK CH4</u>
50	<u>GPIO CTRL</u>
51	<u>MISC CTRL</u>
52	<u>I2C CTRL</u>
58	<u>I2C DEVICE ID</u>
5A	<u>RST</u>
60	<u>VMID CTRL</u>
61	<u>MUTE</u>
64	<u>ANALOG ADC1</u>
65	<u>ANALOG ADC2</u>
66	<u>ANALOG PWR</u>
67	<u>MIC BIAS</u>
68	<u>REFERENCE</u>
69	<u>FEPGA1</u>
6C	<u>FEPGA4</u>
6D	<u>PWR</u>

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	SW_RESET	SW_RESET																	Software reset register. Resets chip to POR state.
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
1	POWER_MANAGEMENT	ADC2_EN																	Channel 2 analog-to-digital converter power control 0 = ADC2 stage OFF 1 = Enabled
		ADC1_EN																	Channel 1 analog-to-digital converter power control 0 = ADC1 stage OFF 1 = Enabled
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
2	CLOCK_CTRL	CLK_AGC_SLOW_EN																	Enable AGC slow clock (only works with CLK_AGC_EN) 0 = Disable 1 = Enable
		CLK_AGC_EN																	Enable AGC clock 0 = Disable 1 = Enable
		CLK_I2S_GEN_EN																	Enable I2S/PCM clock 0 = Disable 1 = Enable
		CLK_ADC_POL																	ADC Clock Polarity 0 = Pass through 1 = Invert
		MCLKO_PS																	MCLKO_PS: =1 Selects the MCLKO pin pull-up. '0' selects the MCLKO pin pull-down
		MCLKO_PE																	MCLKO_PE: = 1 Turns on the MCLKO pin pull-up/down
		MCLKO_TRI																	MCLKO_TRI =1 Turns of clock output driver on MCLKO pin and sets MCLKO pin in tri-state condition.
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
3	CLOCK_SRC	SYSCLK_SRC																	Master System Clock Source 0 = MCLKI pin 1 = FLL VCO/2 as source
		CLK_CODE_C_SRC																	CODEC Clock Source 0 = Internal MCLK (MCLK_SRC output) 1 = SYSCLK (SYSCLK_SRC output)
		CLK_GPIO_SRC																	MCLK Scaling for GPIO clock divider 00 = Divide by 8 01 = MCLK 10 = Divide by 2 11 = Divide by 4
		CLK_ADC_SRC																	ADC Clock Source 00 = Pass through 01 = Divide by 2 10 = Divide by 4 11 = Divide by 8
		MCLK_SRC																	Master Clock (MCLK) Source 0000 = Pass through 0010 = Divide by 2 0100 = Divide by 8 0110 = Divide by 32 1001 = Invert 1011 = Divide by 12 0001 = Invert 0011 = Divide by 4 0101 = Divide by 16 0111 = Divide by 3 1010 = Divide by 6 1100 = Divide by 24
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000

Rev. 0.1.9: May 10, 2016
34

Nuvoton Technology Corporation America
Tel: 1-408-544-1718
Fax: 1-408-544-1787

Rev. 0.1.9: May 10, 2016
36

2	ALC_CON
2	TROL 3

Rev. 0.1.9: May 10, 2016
38

		H1																	0 = Disabled 1 = Enabled
		HPF_AM_C H1																	Select audio mode or application mode. 0 = Audio mode (1st order, fc = ~3.7Hz). 1 = Application mode (2nd order, fc = HPFCUT, reference TABLE 1)
		HPF_CUT_ CH1																	Channel 1 HPF Cut-off Frequency, reference TABLE 1
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
3 9	HPF_FILT ER_CH34	HPF_EN_C H2																	Channel 2 HPF filter control bit 0 = Disabled 1 = Enabled
		HPF_AM_C H2																	Select audio mode or application mode. 0 = Audio mode (1st order, fc = ~3.7Hz). 1 = Application mode (2nd order, fc = HPFCUT, reference TABLE 1)
		HPF_CUT_ CH2																	Channel 2 HPF Cut-off Frequency. Reference TABLE 1 .
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
3 A	ADC_SA MPLE_RA TE	SMPL_RAT E																	ADC Sample Rate selection for HPF coefficients: 000 = 48kHz 001 = 32kHz 010 = 24kHz 011 = 16kHz 100 = 12kHz 101 = 8kHz
		SINC4																	Reserved keep 0
		GAIN_CMP																	Reserved keep 0
		OSR384																	Reserved keep 0
		OSR																	ADC OSR selection. Controls SINC filter down sample ratio. Must be set such that ADC_CLK = Fs * OSR. 00 = 32 01 = 64 10 = 128 11 = 256.
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0x0002	
4 0	DIGITAL_ GAIN_CH 1	CH1_DGAIN																	ADC channel 1 digital gain. Increments in -0.125dB steps 0x520 = + 36dB 0x400 = 0dB ▼ 0x000 = -128dB
		Default	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0x0400
4 3	DIGITAL_ GAIN_CH 2	CH2_DGAIN																	ADC channel 2 digital gain. Increments in -0.125dB steps 0x520 = + 36dB 0x400 = 0dB ▼ 0x000 = -128dB
		Default	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0x0400
4 4	DIGITAL_ MUX	DG_ZCEN																	Digital Gain change zero cross enable 1 = Enable 0 = Disable
		CH2_SEL																	Channel MUX ADC output selection 00 = ADC channel 1 IN 11 = ADC channel 2 IN
		CH1_SEL																	
		Default	0	0	0	0	0	0	0	0	1	1	1	0	1	1	0	0	0x00EC
4 8	P2P_CH1	P2P CH1																	Channel 1 P2P value.
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Read Only
4 B	P2P_CH4	P2P CH2																	Channel 2 P2P value.
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Read Only
4 C	PEAK_CH 1	PEAK CH1																	Channel 1 Peak value.
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Read Only
4 F	PEAK_CH 4	PEAK CH2																	Channel 2 Peak value.
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Read Only
5 0	GPIO_CT RL	POL																	
		SEL																	
		DIR																	
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000

Rev. 0.1.9: May 10, 2016
40

Rev. 0.1.9: May 10, 2016
41

		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
6 B	FEPGA3	GAIN_CH1																	Channel 1 PGA Gain. Increments in 1dB steps 000000 = -1dB 000001 = 0dB ▼ 100100 = +35dB 100101 = +36dB
		Default	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0x0101
6 C	FEPGA4	GAIN_CH2																	Channel 2 PGA Gain. Increments in 1dB steps 000000 = -1dB 000001 = 0dB ▼ 100100 = +35dB 100101 = +36dB
		Default	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0x0101
6 D	PWR	PUP																	Power Up Channel 2 to 1 PGA
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000

8 Typical Application Diagram




Figure 25: Typical Single-ended use Application Diagram





Figure 26: Typical Application Schematic for Differential Microphone Connection

9 Package Information

QFN 28L 4X4 mm², Thickness 0.8 mm (Max), Pitch 0.4 mm (Saw Type)



PKG CODE	QFN 28L		
SYMBOLS	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.203 REF.		
b	0.15	0.20	0.25
D	4.00 BSC		
E	4.00 BSC		
e	0.40 BSC		
K	0.20	—	—
D2	2.55	2.60	2.65
E2	2.55	2.60	2.65
L	0.30	0.40	0.50

9.1 Version History

VERSION	DATE	PAGE/ CHAP.	DESCRIPTION
0.1	February 15 2015	-	Initial Draft Release
0.1.1	August 6, 2015		Reg0x11 description
0.1.2	October 1, 2015	16	Added PRO Reset application note
0.1.3	October 9, 2015	7,16	Added VDDDB restriction
0.1.4	October 14, 2015	44	Updated package informaiton
0.1.5	October 21, 2015	14	Figure 7 noise gate changed from -19dB to -39dB
0.1.6	November 1, 2015	38	Register 23, 24 change default setting to 1000, 0010
0.1.7	January 22, 2016	23 6 7	Figure 11, SYSCLK_SRC Updated shutdown current VDDMIC min value
0.1.8	April 26, 2016	43,44 36 14	Resistor values added R0x20 descripton Fig.7 ALC updated
0.1.9	May 9, 2016	22 34,35 19	Table 7, Fig 10 Reg0x6, Reg0x11[23:12] Fig. 9 changed

10 ORDERING INFORMATION

Nuvoton Part Number Description

NAU85L20

Package Material:

G = Pb-free Package

Package Type:

Y = 28-Pin QFN Package

Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.