

Approval

TFT LCD Approval Specification

MODEL NO.: N141XB -L09

Customer : Wistron / Acer	-
Approved by :	
Note :	

Liquid Crystal	Display Division
QRA Division.	OA Head Division.
Approval	Approval
D陳 93.10.28 永一	· · · · · · · · · · · · · · · · · · ·

 $\langle p \rangle$

www.panelook.com

屏库:全球液晶屏交易中心

Ø



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09

Approval

- CONTENTS -						
REVISION HISTORY		3				
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4				
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT		5				
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT		7				
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT		9				
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL 5.4 COLOR DATA INPUT ASSIGNMENT 5.5 EDID DATA STRUCTURE 5.6 EDID SIGNAL SPECIFICATION		10				
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		18				
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		20				
8. PRECAUTIONS 8.1 HANDLING PRECAUTIONS 8.2 STORAGE PRECAUTIONS 8.3 OPERATION PRECAUTIONS		24				
9. PACKING 9.1 CARTON 9.2 PALLET		25				
10. DEFINITION OF LABELS 10.1 CMO MODULE LABEL 10.2 CARTON LABEL		26				



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 3.0	Oct. 25. '04	All	All	Issue Approval Specification for Wistron (Acer Project).
		2	Q.	



CHINEL OPTOELECTRONICS CORP.

Issued Date: Oct. 25, 2004 Model No.: N141XB -L09

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N141XB -L09 is a 14.1" TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins LVDS interface. This module supports 1024 x 768 XGA mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for Backlight is not built in.

1.2 FEATURES

- Thin and light weight
- XGA (1024 x 768 pixels) resolution
- DE (Data Enable) only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- Support EDID Structure Version 1 Revision 3

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS


Item	Specification	Unit	Note
Active Area	285.7 (H) x 214.3 (V) (14.1" diagonal)	mm	(1)
Bezel Opening Area	288.9 (H) x 217.5 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1024 x R.G.B. x 768	pixel	-
Pixel Pitch	0.279 (H) x 0.279 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hardness (3H), Anti-glare (Haze 25)	-	-

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	298.5	299.0	299.5	mm	
Module Size	Vertical(V)	227.5	228.0	228.5	mm	(1)
	Depth(D)	-	5.2	5.5	mm	
Weight		-	420	430	g	-
I/F connector i	mounting position		(2)			
center within ±0.5mm as the horizontal.						

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Connector mounting position



Issued Date: Oct. 25, 2004



2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

CTRONICS

ltem	Symbol	Va	lue	Unit	Note	
liem	Symbol	Min.	Max.	Unit	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	220	G	(3), (5)	
Vibration (Non-Operating)	V _{NOP}	-	1.5	G	(4), (5)	


Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta \leq 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).

(c) No condensation .






Note (2) The temperature of panel surface should be 0 °C Min. and 50 °C Max.

Note (3) 2.0ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.

Note (4) 10 ~ 200 Hz, 0.5 Hr / Cycle, 1 cycles for each X, Y, Z. The fixing condition is shown as below:



Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval $\langle P \rangle$

2.2 ELECTRICAL ABSOLUTE RATINGS

OPTOELECTRONICS CORP.

2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
nem	Symbol	Min.	Max.	Unit	Note	
Power Supply Voltage	Vcc	-0.3	+4.0	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	Vcc+0.3	V	(1)	

2.2.2 BACKLIGHT UNIT

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Unit	Note
Lamp Voltage	VL	-	2.5K	V _{RMS}	(1), (2), I _L = (6.0) mA
Lamp Current	١L	-	6.5	mA _{RMS}	(1) (2)
Lamp Frequency	FL	-	80	KHz	(1), (2)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation

should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to Section 3.2 for further information).

Version 3.0

 \oslash

Issued Date: Oct. 25, 2004 Model No.: N141XB -L09



Approval


3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

TFT LCD MODULE						Ta = 25 ± 2 °C	
Parameter	Symbol		Value	Unit	Note		
Farameter	Symbol	Min.	Тур.	Max.	Onic	NOLE	
Power Supply Voltage	Vcc	3.0	3.3	3.6	V	-	
Ripple Voltage	V _{RP}	-	-	100	mV	-	
Rush Current	I _{RUSH}	-	-	1.5	A	(2)	
	White		-	350		mA	(3)a
Power Supply Current	Black	lcc	-	400		mA	(3)b
	Vertical Stripe		-	400		mA	(3)c
Differential Input Voltage for	"H" Level	V _{IH}	-	-	+100	mV	-
LVDS Receiver Threshold "L" Level		V _{IL}	-100	-	-	mV	-
Terminating Resistor		R _T	-	100	-	Ohm	-

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



www.panelook.com

肩库:全球液晶屏交易中心







Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval

- Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.
 - a. White Pattern










Active Area


3.2 BACKLIGHT UNIT



Ta = 25 ± 2 °C

Parameter	Symbol		Value	Unit	Note	
Falameter	Symbol	Min.	Тур.	Max.	Unit	NOLE
Lamp Input Voltage	VL	576	640	704	V _{RMS}	I _L = 6.0 mA
Lamp Current	l_	3.0	6.0	6.5	mA _{RMS}	(1)
Lamp Turn On Voltage	Vs	-	-	1360 (25 °C)	V _{RMS}	(2)
Lamp rum On voltage	VS	-	-	1670 (0 °C)	V _{RMS}	(2)
Operating Frequency	F _L	50	-	80	KHz	(3)
Power Consumption	PL	-	3.84	-	W	(4), I _L = 6.0 mA
Lamp Life Time	L _{BL}	10,000	15,000	-	Hrs	(5)
Leakage Current	I _{IN} -I _{OUT}	-	-	1.0	mA	(7)

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:



Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09

Note (3) The lamp frequency may generate interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.


Note (4) $P_L = I_L \times V_L$

- Note (5) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 6.0 mA_{RMS} until one of the following events occurs:
 - (a) When the brightness becomes $\leq 50\%$ of its original value.
 - (b) When the effective ignition length becomes $\leq 80\%$ of its original value. (Effective ignition length is defined as an area that the brightness is less than 70% compared to the center point.)
- Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid generating too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter, which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below;
- b. The distortion rate of the waveform should be within $\sqrt{2 \pm 10\%}$;
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.






Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval



Note (7) The lamp leakage current is measured by the current difference between in and out. And the measurement condition is as below:




I _{Leak(RMS)} =	High(RMS) -	Low(RMS)
--------------------------	-------------	----------




Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval \oslash



4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT





Issued Date: Oct. 25, 2004 Model No.: N141XB -L09



Approval

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	Vss	Ground		
2	Vcc	Power Supply +3.3 V (typical)		
3	Vcc	Power Supply +3.3 V (typical)		
4	V _{EDID}	DDC 3.3V Power		DDC 3.3V Power
5	NC	Non-Connection		
6		DDC Clock		DDC Clock
7	DATA _{EDID}	DDC Data		DDC Data
8	Rxin0-	LVDS Differential Data Input	Negative	R0~R5,G0
9	Rxin0+	LVDS Differential Data Input	Positive	
10	Vss	Ground		
11	Rxin1-	LVDS Differential Data Input	Negative	G1~G5,B0,B1
12	Rxin1+	LVDS Differential Data Input	Positive	
13	Vss	Ground		
14	Rxin2-	LVDS Differential Data Input	Negative	B2~B5,DE,Hsync,Vsync
15	Rxin2+	LVDS Differential Data Input	Positive	
16	Vss	Ground		
17	CLK-	LVDS Clock Data Input	Negative	LVDS Level Clock
18	CLK+	LVDS Clock Data Input	Positive	LVDS Level Clock
19	Vss	Ground		
20	NC	Non-Connection		
21	NC	Non-Connection		
22	Vss	Ground		
23	NC	Non-Connection		
24	NC	Non-Connection		
25	Vss	Ground		
26	NC	Non-Connection		
27	NC	Non-Connection		
28	Vss	Ground		
29	NC	Non-Connection		
30	NC	Non-Connection		

Note (1) The first pixel is even.

Note (2) Connector Part No.: JAE-FI-XB30SL-HF10 or equivalent

Note (3) User's connector Part No: JAE-FI-X30C2L or equivalent

5.2 BACKLIGHT UNIT

Pin	Symbol	Description	Color
1	HV	High Voltage	Pink
2	LV	Ground	Black

Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent


Note (2) User's connector Part No.: JST-SM02B-BHSS-1-TB or equivalent



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval



5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL





Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

					-			1	[Data	<u> </u>	al							
	Color			R						Gre							ue		
	1	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:		:	:		:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:			:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:			:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:)	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



CHIME OPTOELECTRONICS CORP.

Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval

5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #			Value	Value
(decimal)	Byte # (hex)	Field Name and Comments	(hex)	(binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	ID product code (N141XB)	3F	00111111
11	0B	ID product code (hex LSB first)	9C	10011100
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed "14")	0E	00001110
17	11	Year of manufacture (fixed "2004")	0E	00001110
18	12	EDID structure version # ("1")	01	00000001
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Max H image size ("28 cm")	1C	00011100
22	16	Max V image size ("21 cm")	15	00010101
23	17	Display Gamma (Gamma = " 2.2")	78	01111000
24	18	Feature support ("RGB, preferred timing")	0A	00001010
25	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	34	00110100
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	85	10000101
27	1B	Red-x (Rx = "0.570")	92	10010010
28	1C	Red-y (Ry = "0.335")	55	01010101
29	1D	Green-x (Gx = "0.325")	53	01010011
30	1E	Green-y (Gy = "0.570")	92	10010010
31	1F	Blue-x (Bx = "0.150")	26	00100110
32	20	Blue-y (By = "0.125")	20	00100000
33	21	White-x (Wx = "0.313")	50	01010000
34	22	White-y (Wy = "0.329")	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2 (1024x768@60Hz)	08	00001000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001

屏库:全球液晶屏交易中心




Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval

		Contred Contra		
Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)		(hex)	(binary)
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	0000001
54	36	Detailed timing description # 1 Pixel clock ("65 MHz")	64	01100100
55	37	# 1 Pixel clock (hex LSB first)	19	00011001
56	38	# 1 H active ("1024")	00	00000000
57	39	# 1 H blank ("320")	40	01000000
58	3A	# 1 H active: H blank ("1024 : 320")	41	01000001
59	3B	# 1 V active (" 768")	00	00000000
60	3C	# 1 V blank (" 38")	26	00100110
61	3D	# 1 V active: V blank (" 768 : 38")	30	00110000
62	3E	# 1 H sync offset (" 24")	18	00011000
63	3F	# 1 H sync pulse width (" 136")	88	10001000
64	40	# 1 V sync offset: V sync pulse width (" 3 : 6")	36	00110110
65	41	# 1 H sync offset: H sync pulse width : V sync offset : V sync		
		width (" 24 : 136 : 3 : 6")	00	00000000
66	42	# 1 H image size ("285 mm")	1D	00011101
67	43	# 1 V image size (" 214 mm")	D6	11010110
68	44	# 1 H image size: V image size (" 285 : 214")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	#1V boarder ("0")	00	00000000
71	47	# 1 Flags (" Non-Interlace, Non-Stereo, Digital Separate")	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 FE (hex) defines ASCII string (Model Name "N141XB",	FE	11111110
		ASCII)	ГБ	1111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 1st character of string ("N")	4E	01001110
78	4E	# 2 2nd character of string ("1")	31	00110001
79	4F	# 2 3rd character of string ("4")	34	00110100
80	50	# 2 4th character of string ("1")	31	00110001
81	51	# 2 5th character of string ("X")	58	01011000
82	52	# 2 6th character of string ("B")	42	01000010
83	53	# 2 New line character # 2 indicates end of ASCII string	20	00100000
84	54	# 2 Padding with "Blank" character	20	00100000
85	55	# 2 Padding with "Blank" character	20	00100000
-				



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09



Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
86	56	# 2 Padding with "Blank" character	20	0010000
87	57	# 2 Padding with "Blank" character	20	0010000
88	58	# 2 Padding with "Blank" character	20	0010000
89	59	# 2 Padding with "Blank" character	20	0010000
90	5A	Detailed timing description # 3	00	0000000
91	5B	# 3 Flag	00	0000000
92	5C	# 3 Reserved	00	0000000
93	5D	# 3 FE (hex) defines ASCII string (Model Name "N141XB", ASCII)	FE	11111110
94	5E	# 3 Flag	00	0000000
95	5F	# 3 1st character of string ("N")	4E	0100111
96	60	# 3 2nd character of string ("1")	31	0011000
97	61	# 3 3rd character of string ("4")	34	0011010
98	62	# 3 4th character of string ("1")	31	0011000
99	63	# 3 5th character of string ("X")	58	0101100
100	64	# 3 6th character of string ("B")	42	0100001
101	65	# 3 New line character # 3 indicates end of ASCII string	20	0010000
102	66	# 3 Padding with "Blank" character	20	0010000
103	67	# 3 Padding with "Blank" character	20	0010000
104	68	# 3 Padding with "Blank" character	20	0010000
105	69	# 3 Padding with "Blank" character	20	0010000
106	6A	# 3 Padding with "Blank" character	20	0010000
107	6B	# 3 Padding with "Blank" character	20	0010000
108	6C	Detailed timing description # 4	00	0000000
109	6D	# 4 Flag	00	0000000
110	6E	#4 Reserved	00	0000000
111	6F	# 4 FC (hex) defines Monitor name ("Color LCD", ASCII)	FC	1111110
112	70	#4 Flag	00	0000000
113	71	# 4 1st character of name ("C")	43	0100001
114	72	# 4 2nd character of name ("o")	6F	0110111
115	73	# 4 3rd character of name ("1")	6C	0110110
116	74	# 4 4th character of name ("o")	6F	0110111
117	75	# 4 5th character of name ("r")	72	0111001
118	76	# 4 6th character of name (<space>)</space>	20	0010000
119	77	# 4 7th character of name ("L")	4C	0100110
120	78	# 4 8th character of name ("C")	43	0100001
121	79	# 4 9th character of name ("D")	44	0100010
122	7A	# 4 New line character # 4 indicates end of Monitor name	0A	0000101
123	7B	# 4 Padding with "Blank" character	20	0010000
124	7C	# 4 Padding with "Blank" character	20	0010000
125	7D	# 4 Padding with "Blank" character	20	0010000
126	7E	Extension flag	00	0000000
127	7F	Checksum	40	0100000




Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval



5.6 EDID SIGINAL SPECIFICATION

(1) EDID Power

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	Vcc	Read Operation	2.2		5.5	V



(2) DC characteristics

		Symbol	Min.	Max.	Unit	Index
SCL, SDA	High Voltage	VIH	0.7×Vcc		V	
terminal input voltage	Low Voltage	VIL	—	0.3×Vcc	V	
Hysteresis Vo	Itage	VHYS	0.05 VCC	_	V	
Output Volta	VOL1 VOL2	_	0.4 0.6	V	IOL=3mA, CC=2.5V IOL=6mA, CC=2.5V	
Input Leak cu (Vin =0.1V~V	ILI	-10 -10	10 50	uA	WP=VSS WP=VCC	
Output Leak cu	Output Leak current			10	uA	Vout =0.1V~VCC, WP=VSS
Terminal capacity(Inp	out, Output)	Cin, Cout	_	10	pF	VCC=5.0V Ta=25 [°] C, Fclk=1.0MHz
Operating cur	ICC Write ICC Read		3 1	mA	VCC=5.5V, SCL=400KHz	
Stillness curr (SDA=SCL=V (WP=VSS,A0,A1,/	ICCS		30 100	uA	VCC=3.0V VCC=5.5V	



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval

(3) AC characteristics (VCC=2.5~5.5V standard operation mode)

Spike oppression TSP — 50 — 50 ns A write-in cycle time TWR — 10 — 10 ms	Item	Symbol	VCC=2. (Standard mo	operation	(High-	5V-5.5V speed ration de)		
Clock High Time THIGH 4000 — 900 — ns Clock Low Time TLOW 4700 — 1300 — ns SDA, SCL falling time TR — 1000 — 300 ns SDA, SCL rising time TR — 1000 — 300 ns SDA, SCL rising time TF — 300 — 300 ns START hold time THD: STA 4000 — 600 — ns START setup time TSU: Data input hold time 4700 — 600 — ns Data input setup time TSU: Data 250 — 100 — ns STOP setup time TSU: STO 250 — 100 — ns Output decision time from a clock TAA — 3500 100 900 ns Bus free time TBUF 4700 — 1300 — ns Rising time of Min VIH, VIL TOF — 250 20 250 ns <td></td> <td></td> <td>Min.</td> <td>Max.</td> <td>Min.</td> <td>Max.</td> <td>Unit</td> <td>Index</td>			Min.	Max.	Min.	Max.	Unit	Index
Clock High TimeTHIGH4000 $-$ 900 $ -$ Clock Low TimeTLOW4700 $-$ 1300 $ ns$ SDA, SCL falling timeTR $-$ 1000 $-$ 300 ns SDA, SCL rising timeTF $ 300$ $ 300$ ns START hold timeTHD: STA4000 $ 600$ $ ns$ START setup timeTSU: Data input hold time $THD:$ Data 0 $ 0$ $-$ Data input setup timeTSU: Data250 $ 100$ $ ns$ STOP setup timeTSU: STO4700 $ 600$ $ ns$ Output decision time from a clockTAA $ 3500$ 100 900 ns Rising time of Min VIH, VILTOF $ 250$ $ 100$ $ ns$ Rising time of Min VIH, VILTOF $ 50$ $ 50$ ns A write-in cycle timeTWR $ 100$ $ ns$	Clock frequency	Fclk	_	100	_	400	KHz	
Clock Low TimeTLOW 4700 $ 1300$ $ 1300$ $-$ SDA, SCL falling timeTR $ 1000$ $ 300$ ns SDA, SCL rising timeTF $ 300$ $ 300$ ns START hold timeTHD: STA 4000 $ 600$ $ ns$ START setup timeTSU: STA 4700 $ 600$ $ ns$ Data input hold timeTHD: Data 0 $ 0$ $ ns$ Data input setup timeTSU: Data 250 $ 100$ $ ns$ STOP setup timeTSU: STO 4700 $ 600$ $ ns$ Output decision time from a clockTAA $ 3500$ 100 900 ns Bus free timeTBUF 4700 $ 1300$ $ ns$ Rising time of Min VIH, VILTOF $ 250$ 20 250 ns CB ≤ 100pfSpike oppressionTSP $ 50$ $ 50$ ns	Clock High Time	THIGH	4000	—	900	_	ns	
SDA, SCL failing timeTR $-$ 1000 $-$ 300 $-$ SDA, SCL rising timeTF $ 300$ $ 300$ ns START hold timeTHD: STA 4000 $ 600$ $ ns$ START setup timeTSU: STA 4700 $ 600$ $ ns$ Data input hold timeTHD: Data 0 $ 0$ $ ns$ Data input setup timeTSU: Data 250 $ 100$ $ ns$ STOP setup timeTSU: STO 4700 $ 600$ $ ns$ Output decision time from a clockTAA $ 3500$ 100 900 ns Bus free timeTBUF 4700 $ 1300$ $ ns$ Rising time of Min VIH, VILTOF $ 250$ 20 250 ns CB ≤ 100pfSpike oppressionTSP $ 50$ $ 50$ ns	Clock Low Time	TLOW	4700		1300	_	ns	$\mathbf{\Lambda}$
SDA, SEL Ising timeIPIPIPSU <th< td=""><td>SDA, SCL falling time</td><td>TR</td><td></td><td>1000</td><td>_</td><td>300</td><td>ns</td><td></td></th<>	SDA, SCL falling time	TR		1000	_	300	ns	
START noid timeSTA4000 $$ 600 $$ $-$ START setup timeTSU: STA4700 $$ 600 $$ ns Data input hold timeTHD: Data0 $$ 0 $$ ns Data input setup timeTSU: Data250 $$ 100 $$ ns STOP setup timeTSU: STO4700 $$ 600 $$ ns Output decision time from a clockTAA $$ 3500 100900 ns Bus free timeTBUF4700 $$ 1300 $$ ns Rising time of Min VIH, VILTOF $$ 250 20 250 ns Spike oppressionTSP $$ 50 $$ 50 ns	SDA, SCL rising time	TF	_	300		300	ns	
START setup timeSTA 4700 $ 600$ $ 100$ $ ns$ Data input hold time $THD:$ Data 0 $ 0$ $ ns$ ns Data input setup time $TSU:$ Data 250 $ 100$ $ ns$ STOP setup time $TSU:$ STO 4700 $ 600$ $ ns$ Output decision time from a clock TAA $ 3500$ 100 900 ns Bus free timeTBUF 4700 $ 1300$ $ ns$ Rising time of Min VIH, VIL TOF $ 250$ 20 250 ns Spike oppression TSP $ 50$ $ 50$ ns A write-in cycle time TWR $ 10$ $ 10$ ms $Byte and pace$	START hold time		4000		600	F	ns	
Data input hold timeTHD: Data00nsData input setup timeTSU: Data250100nsSTOP setup timeTSU: STO4700600nsOutput decision time from a clockTAA3500100900nsBus free timeTBUF47001300nsRising time of Min VIH, VILTOF25020250nsSpike oppressionTSP5050nsA write-in cycle timeTWR1010ms	START setup time		4700	—	600		ns	
Data input setup timeData250 $-$ 100 $ -$ <td>Data input hold time</td> <td>THD:</td> <td>0</td> <td>_</td> <td>0</td> <td>-</td> <td>ns</td> <td></td>	Data input hold time	THD:	0	_	0	-	ns	
STOP setup timeSTO 4700 $ 600$ $ -$ Output decision time from a clockTAA $ 3500$ 100 900 ns Bus free timeTBUF 4700 $ 1300$ $ ns$ Rising time of Min VIH, VILTOF $ 250$ 20 250 ns Spike oppressionTSP $ 50$ $ 50$ ns A write-in cycle timeTWR $ 10$ $ 10$ ms	Data input setup time		250	-	100	_	ns	
clockTAA $-$ 3500100900 $-$ Bus free timeTBUF4700 $-$ 1300 $ ns$ Rising time of Min VIH, VILTOF $-$ 25020250 ns CB \leq 100pFSpike oppressionTSP $-$ 50 $-$ 50 ns Byte and pageA write-in cycle timeTWR $-$ 10 $-$ 10msByte and page	STOP setup time		4700		600	_	ns	
Bus free timeTBOF4700 $-$ T300 $ 1300$ $ -$ Rising time of Min VIH, VILTOF $-$ 25020250 ns CB \leq 100pFSpike oppressionTSP $-$ 50 $-$ 50nsA write-in cycle timeTWR $-$ 10 $-$ 10msByte and page		TAA		3500	100	900	ns	
Rising time of wint virit, vir.TOP $ 230$ 20 250 250 000 Spike oppressionTSP $ 50$ $ 50$ nsA write-in cycle timeTWR $ 10$ $ 10$ msByte and page	Bus free time	TBUF	4700	-	1300	_	ns	
A write-in cycle time TWR — 10 — 10 ms Byte and page	Rising time of Min VIH, VIL	TOF		250	20	250	ns	$CB \leq 100 pF$
A white-in cycle time TWR - 10 - 10 ms - 10	Spike oppression	TSP	-	50	_	50	ns	
	A write-in cycle time		_	10	_	10	ms	Byte and page
The number of times of data rewriting $-1M$ $-1M$ $-1M$ $-1M$ $-1M$ $-1CC=5.0V$ Ta=25°C,	The number of times of data rewriting		1M		1M		cycles	VCC=5.0V




Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	ltem	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	50	65	68	MHz	-
	Vertical Total Time	TV	771	806	850	TH	-
DE	Vertical Addressing Time	TVD	768	768	768	TH	-
	Horizontal Total Time	TH	1200	1344	1500	Tc	-
	Horizontal Addressing Time	THD	1024	1024	1024	Тс	-




INPUT SIGNAL TIMING DIAGRAM



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval $\langle P \rangle$

6.2 POWER ON/OFF SEQUENCE



Timing Specifications:

- $\begin{array}{rl} 470 \text{us} \, \leq \, t1 \, \leq \, 10 \; \text{msec} \\ \\ 0 \; < \; t2 \, \leq \, 50 \; \text{msec} \end{array}$
 - $0 < t2 \leq 50$ msec $0 < t3 \leq 50$ msec
 - - t4 \geq 500 msec
 - t5 \geq 200 msec
 - t6 \geq 200 msec

Note (1) Please avoid floating state of interface signal at invalid period.

- Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
- Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09



7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Та	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage V _{CC}		3.3	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
Inverter Current	١	6.0	mA				
Inverter Driving Frequency	rter Driving Frequency F _L		KHz				
Inverter	Sumida-H05-4783B						

The measurement methods of optical characteristics are shown in Section 7.2. The following items should be measured under the test conditions described in Section 7.1 and stable environment shown in Note (6).


7.2 OPTICAL SPECIFICATIONS

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		300	450	-	-	(2), (6)	
Deenenee Time		T _R		-	6	10	ms	(2)	
Response Time	;	T _F			17	25	ms	(3)	
Average Lumin	ance of White	L _{AVE}		130	160	-	cd/m ²	(4), (6)	
White Variation of 5 Points		δW		-	-	1.25	-	(6), (7)	
Cross Talk		СТ		-	-	4.0	%	(5), (6)	
	Red	Rx	θ _x =0°, θ _Y =0°		0.570		-		
Oslar	Reu	Ry	$\sigma_x = 0$, $\sigma_y = 0$ Viewing Normal Angle		0.335		-		
	Green	Gx		Тур.	0.325	Тур.	-		
	Green	Gy		-0.03	0.570	+0.03	-	(1), (6)	
Color Chromaticity	Blue	Bx			0.150		-		
Chromaticity		Ву			0.125	1	-		
	White	Wx		0.283	0.313	0.343	-		
	vviiite	Wy		0.299	0.329	0.359	-		
	Color Gamut	C.G%			45	-	%	(8)	
	Horizontal	θ x +		40	45	-			
Viewing Angle	Horizontai	θ _x -	CR≥10	40	45	-	Dog	(1) (0)	
viewing Angle	Vertical	θ +		10	15	-	Deg.	(1), (6)	
	vertical	θ _Y -		30	35	-			



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval $\langle P \rangle$

Note (1) Definition of Viewing Angle ($\theta x, \theta y$):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR (5)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).

Note (3) Definition of Response Time (T_R, T_F) :





OPTOELECTRONICS CORP.

Issued Date: Oct. 25, 2004 Model No.: N141XB -L09

Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L (1)+L (2)+L (3)+L (4)+L (5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (7).


Note (5) Definition of Cross Talk (CT):

 $CT = |Y_B - Y_A| / Y_A \times 100$ (%)

Where:


 Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

 Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.






CHINEL OPTOELECTRONICS CORP.

Issued Date: Oct. 25, 2004 Model No.: N141XB -L09

Note (7) Definition of White Variation (δ W):

Measure the luminance of gray level 63 at 5 points

δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]



Note (8) Definition of color gamut (C.G%):


C.G%= $\Delta R G B / \Delta R_0 G_0 B_0,*100\%$

R₀, G₀, B₀: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B : color coordinates of module on 63 gray levels of red, green, and blue, respectively.

 $\Delta R_0 G_0 B_0$: area of triangle defined by R_0 , G_0 , B_0

 $\Delta R G B$: area of triangle defined by R, G, B





Issued Date: Oct. 25, 2004 Model No.: N141XB -L09

8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.


www.panelook.com

屏库:全球液晶屏交易中心



Issued Date: Oct. 25, 2004 Model No.: N141XB -L09 Approval $\langle p \rangle$

- 9. PACKING
 - 9.1 CARTON





OPTOELECTRONICS CORP.

Issued Date: Oct. 25, 2004 Model No.: N141XB -L09

10. DEFINITION OF LABELS

10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.

	CHI MEI OPTOELECTRONICS	N141XB -L09 Rev.	xx MADE IN TAIWAN
(a) Mode	el Name: N141X	(B - L09	
(b) Revis	sion: Rev. XX, fo	or example: A1,, C1, C2	etc.
(c) Seria			 Serial No. CMO Internal Use Year, Month, Date CMO Internal Use Revision CMO Internal Use
Serial ID i	ncludes the info	ormation as below:	
(a) Manu	ufactured Date: `	Year: 1~9, for 2001~2009	
		Month: 1~9, A~C, for Jan.	~ Dec.
		Day: 1~9. A~Y. for 1 st to 31	l st . exclude I . O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product

10.2 CARTON LABEL

PO.NO	 	
Part ID.		
Model Name		
Carton ID.	Quantitle	s



